Browse > Article
http://dx.doi.org/10.5391/JKIIS.2014.24.5.457

Design of a Silicon Neuron Circuit using a 0.18 ㎛ CMOS Process  

Han, Ye-Ji (Nano Engineering, Inje University)
Ji, Sung-Hyun (Nano Engineering, Inje University)
Yang, Hee-Sung (Nano Engineering, Inje University)
Lee, Soo-Hyun (Nano Engineering, Inje University)
Song, Han-Jung (Nano Engineering, Inje University)
Publication Information
Journal of the Korean Institute of Intelligent Systems / v.24, no.5, 2014 , pp. 457-461 More about this Journal
Abstract
Using $0.18{\mu}m$ CMOS process silicon neuron circuit of the pulse type for modeling biological neurons, were designed in the semiconductor integrated circuit. Neuron circuiSt providing is formed by MOS switch for initializing the input terminal of the capacitor to the input current signal, a pulse signal and an amplifier stage for generating an output voltage signal. Synapse circuit that can convert the current signal output of the input voltage signal, using a bump circuit consisting of NMOS transistors and PMOS few. Configure a chain of neurons for verification of the neuron model that provides synaptic neurons and two are connected in series, were performed SPICE simulation. Result of simulation, it was confirmed the normal operation of the synaptic transmission characteristics of the signal generation of nerve cells.
Keywords
Silicon neuron; Synapse; CMOS; SPICE simulation; Semiconductor integrated circuit;
Citations & Related Records
연도 인용수 순위
  • Reference
1 G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Transactions on Neural Networks, vol. 17, no. 1 pp. 211-221, 2006.   DOI   ScienceOn
2 H.J. Song, J.G. Harris. A CMOS neural oscillator using negative resistance, IEEE International symposium on Circuits and Systems, pp. 152-155 Thailand, May 2003.
3 M. Mahowald and R. Douglas, "A silicon neuron," Nature, vol. 354, pp. 515-518, 1991.   DOI
4 C. Toumazou, J. Georgiou and E. M. Drakakis, "Current-mode analogue circuit representation of Hodgkin and Huxley neuron equations," Electronics Letters, vol. 34, no. 14, pp. 1376-1377, 1998.   DOI
5 Q. Luo, J.G. Harris. "A novel neural oscillator and its implementation in analog VLSI," IEEE International symposium on Circuits and Systems, pp. 245-248, Australia, May 2001.
6 Giacomo Indiveri "A low-power adaptive integrate-and-fire neuron circuit," In IEEE 2003
7 T. Taniguchi. Y. Horio and K. Aihara, "An IC Implementation of Asynchronous Pulse Neuron Model:' in Roc. International Symposium on Nonlinear Theory and its applications, pp. 921-924. 2002.
8 Bo Liu, and James F. Frenzel, ""A CMOS Neuron for VLSI Circuit Implementation of Pulsed Neural Networks,"" Proceedings of the 2th annual conference of IEEE industrial Electronics society, 2002
9 Wijekoon, J.H.B. & Dudek, P. Spiking and burstingfiring patterns of a compact VLSI cortical neuron circuit, Proceedings of International Joint Conference on Neural Networks 1332-1337 2007.
10 Vogelstein, U., Vogelstein, J.T. & Cauwenberghs, G.Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses, IEEE Trans. Neural Networks 18, 253-265 2007.   DOI
11 Carver Mead, Analog VLSI and neural systems, Addison-wesley publishing company, 1989.