Design of Low Power Error Correcting Code Using Various Genetic Operators |
Lee, Hee-Sung
(연세대학교 전기전자공학부)
Hong, Sung-Jun (연세대학교 전기전자공학부) An, Sung-Je (연세대학교 전기전자공학부) Kim, Eun-Tai (연세대학교 전기전자공학부) |
1 | 이희성, 김은태, '유전자 알고리즘을 이용하여 설계된 ECC회로의 uniform distribution memory data 에서의 성능분석,' 대한전자공학회 하계종합 학술대회 논문집, vol. 30, no 1, pp. 667-668, 2007 |
2 | D. Rossi, V. Dijk, R. Kleihorst, A. K. Nieuwland, and C. Metra, 'Power consumption of fault tolerant codes: the active elements,' in Proc. of Intentional On-Line Testing Symposium, pp. 61-67, 2003 |
3 | H. Lee, J. Sung, and E. Kim, 'Reducing power in error correcting code using genetic algorithm,' in Proc. Int. Conf. Computer Information and Systems Science and Engineering, pp. 179-182, 2007 |
4 | H. Lee, S. Hong, and E. Kim, 'Reducing power consumption in Error-Correcting Code using various genetic operators,' in Proc. Joint Int. Conf. Soft Computing and Intelligent Systems and International Symposium on Advanced Intelligent Systems, pp. 2033-2036, 2008 |
5 | K. Mohanram and N. A. Touba, 'Input ordering in concurrent checkers to reduce power consumption,' in Proc. of IEEE Symposium on Defecated Fault Tolerance, pp. 87-95, 2005 |
6 | H. Lee and E. Kim, 'A new genetic design for Error Correcting Code for power minimization,' Journal of Circuits, Systems, and Computers, vol. 17, no. 5, pp. 773-783, 2008 DOI ScienceOn |
7 | S. Ghosh, S. Basu, and N. Touba, 'Reducing power consumption in memory ECC checkers,' International Test Conference, pp. 1322-1331, 2004 |