1 |
T. Higuchi and M. Kameyarna. 'Multiple-Valued digital Processing System'. Syokoda, Japan, 1989
|
2 |
Motoi Inaba, Koichi Tanno, 'Analog Inverter with Neuron-MOS Transistors and Its Application,' IEICE Trans. Fundamentals. vol. E85-A, pp.366-372, February 2002
|
3 |
J,Shen, K. Tanno, and O. Ishizuka. 'Design and Analysis of down literal circuit using neuron-MOS transistors'. In Proc. 12th MVL Research Society of Japan, pp. 1-9, 1999
|
4 |
Massimo Conti, 'Analog CMOS Implementation of Approximate Identity Neural Networks,' IEICE Trans. Fundamentals. vol. E80 A, pp.427-433, February 1997
|
5 |
Bo Liu; Frenzel, J.F., 'A CMOS neuron for VLSI circuit implementation of pulsed neural networks,' IECON 02 vol. 4, pp.3182-3185, Nov. 2002
DOI
|
6 |
Anthony N. Michel, Jay A. Farrel and Wolfgang Porod, 1989, 'Qualitative Analysis of Neural Networks.' IEEE Trans. Circuits Syst., vol 36, pp. 229-243, February 1989
DOI
ScienceOn
|
7 |
Hopfield, J. J., and D. W. Tank., 'Computing with Neural Circuits: A Model,', Science, vol 233, pp.625-633, 1986
DOI
|
8 |
Amit K Gupta, and Navakanta Bhat, 'Hardware Realization of a Digitally Controllable Neuron Activation Function and its Derivative for Extremely Low Power Application,' IEICE Trans. Fundamentals. vol. E82-A, pp.1582-1587, August 1999
|
9 |
A. J. Annema, 'Hardware Realization of a Neuron Transfer Function and its Derivatives', Electron. Lett., vol.30, pp.576-577, 1994
DOI
ScienceOn
|
10 |
Zurada, J. M.: Introduction to Artificial Neural Systems. 1st edn. West, St. Paul MN. (1992)
|
11 |
G. Bogason, 'Generation of a Neuron Transfer Function and its Derivatives', Electron. Lett., vol.29, pp.1867-1869, 1993
DOI
ScienceOn
|