Browse > Article
http://dx.doi.org/10.5391/JKIIS.2006.16.1.024

Hardware Implementation of a New Oscillatory Neural Circuit with Computational Function  

Song, Han-Jung (인제대학교 나노공학부)
Publication Information
Journal of the Korean Institute of Intelligent Systems / v.16, no.1, 2006 , pp. 24-29 More about this Journal
Abstract
A new oscillatory neural circuit with computational function has been designed and been designed and fabricated in an $0.5{\mu}m$ double poly CMOS technology. The proposed oscillatory circuit consists of 3 neural oscillators with excitatory synapses and a neural oscillator with inhibitory synapse. The oscillator block which is a basic element of the neural circuit is designed with a variable negative resistor and 2 transconductors. The variable negative resistor which is used as a input stage of the oscillator consist of a bump circuit with Gaussian-like I-V curve. SPICE simulations of a designed neural circuit demonstrate cooperative computation. Measurements of the fabricated neural chip in condition of ${\pm}$ 2.5 V power supply are shown and compared with the simulated results.
Keywords
CMOS; OTA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Terman, D. L. Wang, 'Global competition and local cooperation in a network of neural,' physica D. 81, pp.148-176, 1995   DOI   ScienceOn
2 B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vaquez, J,L. Huertas, 'CMOS Analog Neural Network Systems based on Oscillatory Neurons,' IEEE International Symposium on Circuits and Systems, pp. 2236 - 2239, May, 1992
3 H.J. Song, J.G. Harris. 'A CMOS neural oscillator using negative resistance,' IEEE International symposium on Circuits and Systems, pp.152-155 Thailand, May 2003
4 K. D. Neff, B. K. Meadows, E. A. Brown, S. P. DeWeerth, P. Hasler, 'A CMOS coupled nonlinear oscillator array,' IEEE International Symposium on Circuits and Systems, pp. 301-304, Phoenix, Ariz, May 2002
5 T. Delbruck, 'Bump Circuits for Computing Similarity and Dissimilarity of Analog Voltage,' Proceedings of International Joint Conference on Neural Networks, July 8-12, 1991, Seattle WA, pp 1-475-479
6 Carver Mead, Analog VLSI and neural systems, Addison-wesley publishing company, 1989
7 V. M. G. Tavares, J. C. Principe, J. G. Harris, 'A silicon olfactory bulb oscillator,' IEEE International Symposium on Circuits and Systems, pp. 397-400, Geneva, Switzerland, May 2000
8 G. Moon, M. Zaghloul, and R. Newcomb, 'CMOS Design of Pulse Coded Adaptive Neural Processing Element using Neural-Type Cells,' IEEE International Symposium on Circuits and Systems, San Diego, CA, pp. 2224 - 2227, May, 1992
9 Y. Ota and B. M. Wilamowski, 'CMOS implementation of a pulse-coded neural network with a current controlled oscillator,' IEEE International Symposium on Circuits and Systems, Atlanta, GA, pp. 410 - 413, May, 1996
10 W. J, Freeman, Y. Yao, B. Burke, 'Central pattern generating and recognizing in olfactory bulb: A correlation learning rule,' Neural Networks, vol. 1, pp. 227-288, 1988   DOI   ScienceOn
11 Q. Luo, J.G. Harris. 'A novel neural oscillqtor and its implementation in analog VLSI,' IEEE International symposium on Circuits and Systems, pp. 245-248, Australia, May 2001