1 |
Ben-Abdallah, H., Clarke, D., Lee, I. and O. Sokolsky, "PARAGON : A Paradigm for the Specification, Verification, and Testing of Real-Time Systems", IEEE Aerospace Conference, Vol.2, 1997, pp.469- 488
|
2 |
Clarke, E. M., Emerson, E. A. and A. P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specification", ACM Transactions on Programming Languages and Systems, Vol.8, No.2(1986)
|
3 |
Burch, J., Clarke, E., Dill, D., Hwang, L. and K. McMillan, "Symbolic model checking : 10^{20} states and beyond", Proceedings of the 5th IEEE Symposium on Logic in Computer Science, 1990
|
4 |
Gordon, M. J. C., "HOL : aproof generating system for higher-order logic", VLSI Specification, Verification and Synthsis, 1988, pp.73-128
|
5 |
Kurshan, R. P., "Reducibility in analysis of coordination", LNCS, volume Vol.103, 1987, pp.19-39
|