Browse > Article
http://dx.doi.org/10.7236/JIIBC.2021.21.6.141

Compiler Optimization Techniques for The Next Generation Low Power Multibank Memory  

Cho, Doosan (Dept. of Electrical & Electronic Engineering, Sunchon National University)
Publication Information
The Journal of the Institute of Internet, Broadcasting and Communication / v.21, no.6, 2021 , pp. 141-145 More about this Journal
Abstract
Various types of memory architectures have been developed, and various compiler optimization techniques have been studied to efficiently use them. In particular, since a memory is a major component that determines performance in mobile computing devices, various optimization techniques have been developed to support them. Recently, a lot of research on hybrid type memory architecture is being conducted, so various compiler techniques are being studied to support it. Existing compiler optimization techniques can be used to achieve the required minimum performance and constraint on low power according to market requirements. References for determining the low-power effect and the degree of performance improvement using these optimization techniques are not properly provided yet. This study was conducted to provide the experimental results of the existing compiler technique as a reference for the development of multibank memory architecture.
Keywords
Compiler; Instruction code; Low power; Memory; Optimization; Program;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Cho, "Memory Design for Artificial Intelligence", International Journal of Internet, Broadcasting and Communication, Vol. 12, No. 1, pp. 90-94, Dec. 2020. DOI: https://doi.org/10.7236/IJIBC.2020.12.1.90   DOI
2 H. Jeon, S. Lee, "Analysis of Remote Update Vulnerabilities of IoT Healthcare Devices", The Journal of Korean Institute of Information Technology, Vol. 19, No. 1, pp. 87-97, Jan. 31, 2021 DOI: https://doi.org/10.14801/jkiit.2021.19.1.87   DOI
3 D. Cho, "A Study on Improvement of Low-power Memory Architecture in IoT/edge Computing", Journal of the Korean Society of Industry Convergence, Vol. 24, No. 1, pp. 69-77, Feb. 2021. DOI: https://doi.org/10.21289/KSIC.2021.24.1.69   DOI
4 D. Cho, "Study on Memory Performance Improvement based on Machine Learning", The Journal of the Convergence on Culture Technology, Vol. 7, No. 1, pp. 615-619, Feb. 2021. DOI: https://doi.org/10.17703/JCCT.2021.7.1.615   DOI
5 J. Cho, J. Lee, D. Cho, "Efficient memory design for medical database", Basic & Clinical Pharmacology & Toxicology, Vol. 125, pp. 198, July. 2019.
6 J. Cho, JM Youn, D. Cho, "An Automatic Array Distribution Technique for Multi-Bank Memory of High Performance IoT Systems", World, Vol. 3, No. 1, pp. 15-20, Nov. 2019. DOI: https://gvpress.com/journals/WJWDE/vol3_no1/vol3_no1_2019_03.html
7 D. Cho, "A Smart Cache Lockdown Technique for IoT System", Journal of Physics: Conference Series, Vol. 1927, No. 1, pp. 012003, May. 2021. DOI:https://doi.org/10.1088/1742-6596/1927/1/012003   DOI
8 J. Yoon, D. Cho, "A spill data aware memory assignment technique for improving power consumption of multimedia memory systems", Multimedia Tools and Applications, Vol. 78, No. 5, pp. 5463-5478, Mar. 2019. DOI: https://doi.org/10.1007/s11042-018-6783-x   DOI
9 J. Cho, D. Cho,, Y. Kim "Study on LLVM application in Parallel Computing System", The Journal of the Convergence on Culture Technology, Vol. 5, No. 1, pp. 395-399, Feb. 2019. DOI: http://dx.doi.org/10.17703/JCCT.2019.5.1.395   DOI
10 J. Cho,, J. Lee, D. Cho, "Low-End Memory Subsystem Optimization Process", International Journal of Smart Home, Vol. 13, No. 2, pp. 11-16, Oct. 2019. DOI: http://dx.doi.org/10.21742/ijsh.2019.13.2.02   DOI
11 J. Cho, J. Yoon and D. Cho, "Improvement Energy Efficiency for a Hybrid Multibank Memory in Energy Critical Applications", Technical gazette, vol.27, no. 6, pp. 1946-1955, 2020. DOI: https://doi.org/10.17559/TV-20200826040830   DOI
12 J. Cho, D. Cho, "Development of a Prototyping Tool for New Memory Subsystem", International Journal of Internet, Broadcasting and Communication, Vol. 11, No. 1, pp. 69-74, Jan. 2019. DOI: http://dx.doi.org/10.7236/IJIBC.2019.11.1.69   DOI
13 J. Yoon, D. Cho, "Improving memory system performance for multimedia applications", Multimedia Tools and Applications, Vol. 76, No. 4, pp. 5951-5963, 2017. DOI: https://doi.org/10.1007/s11042-015-2807-y   DOI
14 K. Lee, J. Park, "A Software Vulnerability Analysis System using Learning for Source Code Weakness History", Journal of the Korea Academia-Industrial, Vol. 18, No. 11 pp. 46-52, 2017 DOI: http://dx.doi.org/10.5762/KAIS.2017.18.11.46   DOI
15 S. Kim, Y. Yun, S. Eun, S. Cha, J. Jung, "Implementation of Autonomous IoT Integrated Development Environment based on AI Component Abstract Model", The Journal of The Institute of Internet, Broadcasting and Communication (IIBC) Vol. 21, No. 5, pp.71-77, Oct. 31, 2021. DOI: https://doi.org/10.7236/JIIBC.2021.21.5.71   DOI