1 |
K. C. Yeager, "The Mips R10000 superscalar microprocessor", IEEE Micro, Vol. 16, No. 2, pp. 28-41, Apr 1996. DOI:https://doi.org/10.1109/40.491460.
DOI
|
2 |
T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling", Computer, Vol. 35, No. 2, pp. 59-67, Feb 2002. DOI:https://doi.org/10.1109/2.982917.
DOI
|
3 |
"Design of the RISC-V Instruction Set Architecture," Andrew Waterman, "University of California, Berkeley Techincal Report No. UCB/EECS-2016-1", Jan 2016. http://www2.eecs.berkely.edu/Pubs/TechRpts/2016/EECS-2016-1.pdf
|
4 |
ARM Architecure Reference Manual, http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.architecture.reference/index.html
|
5 |
R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal of Research and Development, Vol. 11, Issue. 1, Jan 1967, pp. 25-33. DOI:https://doi.org/10.1147/rd.111.0025
DOI
|
6 |
J. L. Hennessy, and D. A. Patterson, "Computer Architecture A Quantitative Approach", 2018.
|
7 |
S. L. Harris, and D. M. Harris, "Digital Design and Computer Architecture ARM Edition", 2016. DOI:https://doi.org/10.1016/C2018-O-14352-8.
|
8 |
J. Lee, "Design and Simulation of ARM Processor using VHDL", Journal of The Institute of Internet, Broadcasting and Communication, Vol. 18, No. 5, pp. 229-235, Oct 2018. DOI:https://doi.org/10.7236/JIIBC.2018.18.5.229.
DOI
|