Browse > Article
http://dx.doi.org/10.7236/JIIBC.2018.18.4.169

A Study on Power Dissipation of Embedded Microprocessors  

Lee, Jongbok (Dept. of Electronic & Information Eng., Hansung University)
Publication Information
The Journal of the Institute of Internet, Broadcasting and Communication / v.18, no.4, 2018 , pp. 169-175 More about this Journal
Abstract
Recently, power dissipation issue is very significant not only in high-end modern processors but also in embedded systems and mobile devices. Based on the power dissipation, hardware and software designers can correctly find the power/performance tradeoffs. Most power analysis tools calculate power dissipation when chip layout or floor planning are finished. In this paper, a trace-driven simulator that can interact with power analysis tool for an embedded microprocessor has been developed. Using MiBench embedded benchmarks as input, the trace-driven simulation has been performed to estimate the average power dissipation which is faster than the conventional tools.
Keywords
power dissipation; instruction trace; simulation;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S. Palacharla, N. Jouppi, and J. Smith, "Complexity-Effective Superscalar Processors", Proc. of the 24th International Symposium on Computer Architecture, 1997.
2 S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-chip Caches," WRL Research Report 93/5, DEC Western Research Laboratory, 1994.
3 B. Bishop, T. Kelliher, and M. Irwin, "The Design of a Register Renaming Unit," Proc. of Grear Lakes Symposium on VLSI, 1999.
4 R. Zimmermann and W. Fichtner, "Low-power logic styles : CMOS versus pass-transistor logic", IEEE Journal of Solid State Circuits, Vol. 32, No. 7, pp.1079-1090, 1997.   DOI
5 M. Borah, R. Owens, and M. Irwin, "Transistor sizing for low power CMOS circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", Vol. 15, No. 6, pp. 665-671, 1996.   DOI
6 D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proceedings of the 27th International Symposium on Computer Architecture, pp 83-94, Jun. 2000.
7 R. Joseph and M. Martonosi, "Run-time Power Estimation in High-Performance Microprocessors," The International Symposium on Low Power Electronics and Design, Aug. 2001.
8 J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.   DOI
9 T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, Vol. 35, No. 2, pp. 59-67, Feb. 2002.   DOI
10 M. R. Guthaus, J. S. Ringenberg, D. Ernest, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercial representative embedded benchmark suite," Workload Characterization, pp. 3-14, December 2001.