Browse > Article
http://dx.doi.org/10.7236/JIIBC.2014.14.6.259

A Study on Statistical Simulation of Multicore Processor Architectures  

Lee, Jongbok (Dept. of Information and Communications Engineering, Hansung University)
Publication Information
The Journal of the Institute of Internet, Broadcasting and Communication / v.14, no.6, 2014 , pp. 259-265 More about this Journal
Abstract
When the trace-driven simulation is used for the performance analysis of widely used multicore processors in the initial design stage, much time and disk space is necessary. In this paper, statistical simulations are performed for a high performance multicore processor with various hardware configurations. For the experiment, SPEC2000 benchmarks programs are used for profiling and synthesizing new instruction traces. As a result, the performance obtained by our statistical simulation is comparable to that of the trace-driven simulation with the benefit of tremendous reduction in the simulation time.
Keywords
Multi-core processor; Statistical profiling; Statistical simulation;
Citations & Related Records
Times Cited By KSCI : 6  (Citation Analysis)
연도 인용수 순위
1 Jongbok Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," The Journal of the Institute of Internet, Broadcasting and Communication, Vol. 12, No. 3, Jun. 2012, pp. 9-13.   과학기술학회마을   DOI   ScienceOn
2 Jongbok Lee, "Performance Analysis of Multicore Processor Architectures Based On Cache Size Effects," The Journal of the Institute of Internet, Broadcasting and Communication, Vol. 12, No. 6, Dec. 2012, pp. 175-180.   과학기술학회마을   DOI   ScienceOn
3 Jongbok Lee, "Performance Study of Multi-core In-Order Superscalar Processor Architectures," The Journal of the Institute of Internet, Broadcasting and Communication, Vol. 12, No. 5, Oct. 2012, pp. 123-128.
4 R. Carl and J. E.Smith, "Modeling Superscalar Processors via Statistical Simulation," Workshop on Performance Analysis and Its Impact on Design, Jun. 1998.
5 Jongbok Lee, "A Performance Study of Embedded Multicore Processor Architectures," The Journal of the Institute of Internet, Broadcasting and Communication, Vol. 13, No. 1, Feb. 2013, pp. 163-169.   과학기술학회마을   DOI   ScienceOn
6 Jongbok Lee, "Performance Study of Multicore Digital Signal Processor Architectures," The Journal of the Institute of Internet, Broadcasting and Communication, Vol. 13, No. 14, Aug. 2013, pp. 171-177.   과학기술학회마을   DOI   ScienceOn
7 Jongbok Lee, "The Processor Performance Model Using Statistical Simulation," The Jounral of the Korean Institute of Information Scientists and Engineers, Vol. 33, No. 5-6, Jun. 2006, pp. 297-305.   과학기술학회마을
8 T. Ungerer, B. Robic, and J. Silk, "Multithreaded Processors," The Computer Journal, Vol. 45, No. 3, 2002
9 G. S. Sohi, S. E. Breach, and T. N. Vijaykumar, "Multiscalar Processors," Proceedings of the 22nd annual international symposium on Computer architecture, pp. 414-425, May 1995.
10 T-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction," in Proceedings of the 19th International Symposium on Computer Architecture, pp.124-134, May. 1992.
11 A. Rico, A. Duran. F. Cabarcas, Y. Etsion, A. Ramirex, and M. Valero, "Trace-driven Simulation of Multithreaded Applications," ISPASS, 2011.
12 T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.   DOI   ScienceOn