1 |
https://en.wikipedia.org/wiki/Solid-state_drive.
|
2 |
B.M. Fujio, I. Hisakazu, "Semiconductor Memory Device and Method for Manufacturing the Same," US Patent 4531203, 1985.
|
3 |
H.B. Lee, K.H Kwon, "Implementation of a Light Weight SSD Perpormance Evaluation Simulator based on Linux FUSE," Journal of Digital Contents Society," Vol. 20, No. 1, pp. 1-6, 2019 (in Korean).
DOI
|
4 |
V. Mohan, T. Bunker, L. Grupp, S. Gurumurthi, M. R. Stan, S. Swanson, "Modeling Power Consumption of NAND Flash Memories Using FlashPower," IEEE Transactions on Computer-Aided Design of Integrated Circuit and Stsrems, Vol. 32, No. 7, pp. 1031-1044, 2013.
DOI
|
5 |
Samsung Electronics, "Samsung SSD 850 Pro Data Sheet Rev. 3," 2017 (http://downloadcenter.samsung.com/content/UM/201711/20171115103115156/Samsung_SSD_850_PRO_Data_Sheet_Rev_3.pdf)
|
6 |
C.N. Park, W.M. Cheon, J.G. Kang, K.H. Roh, and W.H. Cho, "A Reconfigurable FTL (Flash Translation Layer) Architecture for NAND Flash-Based Applications," ACM Transactions on Embedded Computing Systems, Vol. 7, No. 4, pp. 1-23, 2008.
|
7 |
Y. Yuan, J. Zhang, G. Han, G. Jia, L. Yan, and W. Li, "DPW-LRU: An Efficient Buffer Management Policy Based on Dynamic Page Weight for Flash Memory in Cyber-Physical System," IEEE Access (Distributed Computing Infrastructure for Cyber-Physical Systems), Vol. 7, pp. 58810-58821, 2019.
DOI
|
8 |
H.B. Lee, T.Y. Chung, "An In-depth Analysis and Improvement on Cache Mechanisms of SSD FTL," IEMEK J. Embed. Sys. Appl., Vol. 15, No. 1, pp. 9-15, 2019 (in Korean).
|
9 |
S.H. Hwang, J.W. Kwak, "CL-Tree: B+ tree for NAND Flash Memory Using Cache Index List," Journal of the Korea Society of Computer and Information, Vol. 20, No. 4, pp. 1-10, 2015 (in Korean).
DOI
|
10 |
S.Y, Park, D.W. Jung, J.U. Kang, J.S. Kim, J.W. Lee, "CFLRU: A Replacement Algorithm for Flash Memory," Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems (CASES'06), pp. 234-241, 2006.
|
11 |
H.Y. Jung, H.K. Shim, S.M. Park, SY. Kang, JH. Cha, "'LRU-WSR: Integration of LRU and Writes Sequence Reordering for Flash Memory," IEEE Transactions on Consumer Electronics, Vol. 54, No. 3, pp. 1215-1223, 2008.
DOI
|
12 |
Z. Li, P. Jin, X. Su, K. Cui, L. Yue, "CCF-LRU: A New Buffer Eeplacement Algorithm for Flash Memory," IEEE Transactions on Consumer Electronics, Vol. 55, No. 3, pp. 1351-1359, 2009.
DOI
|
13 |
P. Jin, Y. Ou, T. Harder, Z. Li, "AD-LRU: An Efficient Buffer Eeplacement Algorithm for Flash-based Databases," Data Knowledge Engineering, Vol. 72, pp. 83-102. 2012.
DOI
|
14 |
H.B. Lee, T.Y. Chung, "A Comparative Analysis on Page Caching Strategies Affecting Energy Consumption in the NAND Flash Translation Layer," IEMEK J. Embed. Sys. Appl., Vol. 13, No. 3, pp. 109-116, 2018 (in Korean).
DOI
|
15 |
J. Cui, W. Wu, Y. Wang, Z. Duan, "PT-LRU: A Probabilistic Page Replacement Algorithm for NAND Flash-based Consumer Electronics," IEEE Transactions on Consumer Electronics, Vol. 60, No. 4, pp. 614-622, 2014.
DOI
|
16 |
UMass I/O Trace Repository (http://traces.cs.umass.edu/index.php/Storage/Storage)
|