1 |
R.E. Blahut, Theory and Practice of Error Control Codes, Reading, MA, Addison-Wesley, 1983.
|
2 |
A.J. Menezes, P.C. van Oorschot, S.A. Vanstone, Handbook of Applied Cryptography, Boca Raton, FL, CRC Press, 1996.
|
3 |
N. Kobliz, "Elliptic Curve Cryptography," Journal of Math. Computation, Vol. 48, No. 177, pp. 203-209, 1987.
DOI
|
4 |
S.Y. Park, W.J. Choi, B.H. Chung, J.N. Kim, J.M. Kim, "The Study on the Cyber Security Requirements of Cyber-Physical Systems for Cyber Security Frameworks," IEMEK J. Embed. Sys. Appl., Vol. 7, No. 5, pp. 255-265, 2012 (in Korean).
DOI
|
5 |
M. Wolf, D. Serpanos, "Safety and Security in Cyber-Physical Systems and Internet-of-Things Systems," Proceedings of the IEEE, Vol. 106, No. 1, pp. 9-20, 2018.
DOI
|
6 |
P. Montgomery, "Modular Multiplication Without Trial division," Journal of Mathematics of Computation, Vol. 44, No. 170, pp. 519-521, 1985.
DOI
|
7 |
C.K. Koc, T. Acar, "Montgomery multiplication in GF ( )," Journal of Designs Codes and Cryptography, Vol. 14, No. 1, pp. 57-69, 1998.
DOI
|
8 |
C.Y. Lee, J.S. Horng, I.C. Jou, E.H. Lu, "Low-complexity Bit-parallel systolic Montgomery Multipliers for Special Classes of GF ( )," Journal of IEEE Transactions on Computers, Vol. 54, No. 9, pp. 1061-1070, 2005.
DOI
|
9 |
C.W. Chiou, C.Y. Lee, A.W. Deng, J.M. Lin, "Concurrent Error Detection in Montgomery Multiplication Over GF ( )," Journal of Institute of Electronics, Information and Communication Engineers Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. 89, No. 2, pp. 566-574, 2006
|
10 |
A. Hariri A. Reyhani-Masoleh: "Bit-serial and Bit-parallel Montgomery Multiplication and Squaring over GF ( )," Journal of IEEE Transactions on Computers, Vol. 58, No. 10, pp. 1332-1345, 2009.
DOI
|
11 |
K.W. Kim, J.C. Jeon, "A Semi-systolic Montgomery Multiplier over GF( )," Journal of Institute of Electronics, Information and Communication Engineers Electronics Express, Vol. 12, No. 21, pp. 20150769, 2015.
|
12 |
W.T. Huang, C.H. Chang, C.W. Chiou, F.H. Chou, "Concurrent Error Detection and Correction in a Polynomial Basis Multiplier over GF ( )," Journal of Institution of Engineering and Technology Information Security, Vol. 4, No. 3, pp. 111-124, 2010.
|
13 |
K.W. Kim, S.H. Kim, "A Low Latency Semi-systolic Multiplier over GF (2m)," Journal of Institute of Electronics, Information and Communication Engineers Electronics Express, Vol. 10, No. 13, pp. 20130354, 2013.
|
14 |
K.W. Kim, S.C. Han, "Low Latency Systolic Multiplier over GF (2m) Using Irrdeucible AOP," IEMEK J. Embed. Sys. Appl., Vol. 11, No. 4, pp. 227-233, 2016 (in Korean).
DOI
|
15 |
S.H. Choi, K.J. Lee, "Low Complexity Semi-systolic Multiplication Architecture over GF (2m)," Journal of Institute of Electronics, Information and Communication Engineers Electronics Express, Vol. 11, No. 20, pp. 20140713, 2014.
|
16 |
K.Z. Pekmestzi, "Multiplexer-based Array Multipliers," Journal of IEEE Transactions on Computers, Vol. 48, No. 1, pp. 15-23, 1999.
DOI
|
17 |
T.W. Kim, K.W. Kim, "Low-latency Montgomery AB2 Multiplier Using Redundant Representation over GF (2m)," IEMEK J. Embed. Sys. Appl., Vol. 12, No. 1, pp. 11-18, 2017 (in Korean).
DOI
|
18 |
G. Drolet, "A New Representation of Elements of Finite Fields Yielding Small Complexity Arithmetic Circuits," Journal of IEEE Transactions on Computers, Vol. 47, No. 9, pp. 938-946, 1998.
DOI
|
19 |
H. Wu, M.A. Hasan, I.F. Blake, S. Gao, "Finite Field Multiplier Using Redundant Representation," Journal of IEEE Transactions on Computers, Vol. 51, No. 11, pp. 1306-1316, 2002.
DOI
|
20 |
R.J. Baker, H.W. Li, D.E. Boyce, CMOS Circuit, Design, Layout, and Simulation, Wiley-IEEE Press, 1998.
|
21 |
STMicroelectronics. Avaliable on : http://www.st.com
|