Browse > Article
http://dx.doi.org/10.14372/IEMEK.2019.14.1.51

Performance Analysis of Processors for Next Generation Satellites  

Yoo, Bum-Soo (Korea Aerospace Research Institute)
Choi, Jong-Wook (Korea Aerospace Research Institute)
Jeong, Jae-Yeop (Korea Aerospace Research Institute)
Kim, Sun-Wook (Korea Aerospace Research Institute)
Publication Information
Abstract
There are strict evaluation processes before using new processors to satellites. Engineers evaluate processors from various viewpoints including specification, development environment, and cost. From a viewpoint of computation power, manufacturers provide benchmark results with processors, and engineers decide which processors are adequate to their satellites by comparing the benchmark results with requirements of their satellites. However, the benchmark results depends on a test environment of manufacturers, and it is quite difficult to achieve similar performance in a target environment. Therefore, it is necessary to evaluate the processors in the target environment. This paper compares performance of a processor, AT697F/LEON2, in software testbed (STB) with three development boards of XC2V/LEON3, GR712RC/LEON3, and GR740/LEON4. Seven benchmark functions of Dhrystone, Stanford, Coremark, Whetstone, Flops, NBench, and MiBench are selected. Results are analyzed with hardware and software properties: hardware properties of core architecture, number of cores, cache, and memory; and software properties of build options and compilers. Based on the analysis, this paper describes a guideline for choosing processors for next generation satellites.
Keywords
AT697F; GR712RC; GR740; performance analysis; processor;
Citations & Related Records
연도 인용수 순위
  • Reference
1 GR740 technical note on benchmarking and validation, Cobham Gaisler, 2017.
2 Benchmark performance UT699E/700 LEON 3FT, COBHAM Gaisler, 2017.
3 D. Bekker, "Performance Analysis of Standalone and in-FPGA LEON3 processors," Proceedings of 10th Wrks. Spacecraft Flight Software, Johns Hopkins University, MD, 2017.
4 R. Llorca-cejudo, O. Frandon, "Cache-induced Execution Time Variability of a Satellite On-board SW in a LEON-2 microprocessor," Proceedings of Data Systems in Aerospace, Vol. 694, 2011.
5 R. Ginosar, "Survey of Processors for Space," Proceedings of Data Systems in Aerospace, pp. 1-5, 2012.
6 J.-W. Choi, Y-J. Cheon, "Study of Next Space Processors for Development of Flight Software," Proceedings of Conference Korea Society of Aeronautical & Space Science, pp. 809-814, 2012 (in Korean).
7 J.-W. Choi, J.-Y. Jeong, B.-S. Yoo, "Flight Software Operation for LEON2-FT/AT697F Processor cache," Proceedings of Conference Korea Society of Aeronautical & Space Science, pp. 358-362, 2016 (in Korean).
8 Cobham Gaisler AB, "BCC User Manual," December 2017, Version 2.0.2
9 W. J. Price, "A Benchmark Tutorial," Journal of IEEE Micro, Vol. 9, No. 5, pp.28-43, 1989.   DOI
10 J. A. Poovey, T. M. Conte, M. Levy, S. Gal-On, "A Benchmark Characterization of the EEMBC Benchmark Suite," Journal of IEEE Micro, Vol. 29, No. 5, pp.18-29, 2009.
11 A. Aburto, FLOPS 2.0 C program, 1992.
12 M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, R. B. Brown, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proceedings of IEEE International Workshop Workload Characterization, pp. 3-14, 2001.
13 M. Prieto, D. Guzman, D. Meziat, S. Sanchez, L. Planche, "LEON2 Cache Characterization-A Contribution to WCET Determination," Proceedings of IEEE. International Symposium Intelligent Signal Processing, pp. 1-6, 2007.