Browse > Article
http://dx.doi.org/10.14372/IEMEK.2018.13.3.151

WAP-LRU: Write Pattern Analysis Based Hybrid Disk Buffer Management in Flash Storage Systems  

Kim, Kyung Min (Yeungnam University)
Choi, Jun-Hyeong (Yeungnam University)
Kwak, Jong Wook (Yeungnam University)
Publication Information
Abstract
NAND flash memories have the advantages of fast access speed, high density and low power consumption, thus they have increasing demand in embedded system and mobile environment. Despite the low power and fast speed gains of NAND flash memory, DRAM disk buffers were used because of the performance load and limited durability of NAND flash cell. However, DRAM disk buffers are not suitable for limited energy environments due to their high static energy consumption. In this paper, we propose WAP-LRU (Write pattern Analysis based Placement by LRU) hybrid disk buffer management policy. Our policy designates the buffer location in the hybrid memory by analyzing write pattern of the workloads to check the continuity of the page operations. In our simulation, WAP-LRU increased the lifetime of NAND flash memory by reducing the number of garbage collections by 63.1% on average. In addition, energy consumption is reduced by an average of 53.4% compared to DRAM disk buffers.
Keywords
Flash memory; Nonvolatile memory; Hybrid disk buffer; Buffer replacement policy; LRU;
Citations & Related Records
연도 인용수 순위
  • Reference
1 H. Kim, S. Lee, "A New Flash Memory Management for Flash Storage System," Proceedings of Computer Software and Applications Conference, pp. 284-289, 1999.
2 H. Jo, J.U. Kang, S.Y. Park, J-S. Kim, J. Lee, "FAB: Flash Aware Buffer Management Policy for Portable Media Players," IEEE Transactions on Consumer Electronics, Vol. 52, No. 2, pp. 485-493, 2006.   DOI
3 B. Debnath, S. Subramanya, D. Du, D. J. Lilja, "Large Block CLOCK (LB-CLOCK): A Write Caching Algorithm for Solid State Disks," Proceedings of Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pp. 1-9, 2009.
4 S.Y. Lee, H.K. Bahn, S. H. Noh, "Design of a Page Replacement Policy for Hybrid PCM and DRAM Memory," Journal of KIISE: Computer Systems and Theory, Vol. 39, No. 2, pp. 111-118 2012 (in Korean).
5 Q. Wei, C. Chen, J. Yang, "CBM: A Cooperative Buffer Management for SSD," Proceedings of Mass Storage Systems and Technologies, pp. 1-12, 2014.
6 D. Kang, S. Han, Y. Kim, Y. Eom, "CLOCKDNV: A Write Buffer Algorithm for Flash Storage Devices of Consumer Electronics," IEEE Transactions Consumer Electronics, Vol. 63, no. 1, pp. 85-91, 2017.   DOI
7 Z. Sun, B. Xiuyuan, H. Li, W.F. Wong, Z.L. Ong, X. Zhu, W. Wu, "Multi Retention Level STT-RAM Cache Designs With a Dynamic Refresh Scheme," Proceedings of Microarchitecture, pp. 328-338 2011.
8 X. Dong, C. Xu, N. Jouppi, Y. Xie, "NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory," Proceedings of Emerging Memory Technologies, pp. 15-50, 2014.
9 M.K. Qureshi, V. Srinivasan, J.A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proceedings of ACM SIGARCH Computer Architecture, pp. 24-33, 2009.
10 S. Pelley, T.F. Wenisch, B.T. Gold, B. Bridge, “Storage Management in the NVRAM Era,” Proceedings of the VLDB Endowment, Vol. 7, No. 2, pp. 121-132, 2013.   DOI
11 Yuan Xie, "Emerging Memory Technologies Design, Architecture and Applications," Chapter 1, Springer, 2014
12 H.-S. P. Wong, C. Ahn, J. Cao, H.-Y. Chen, S. W. Fong, Z. Jiang, C. Neumann, S. Qin, J. Sohn, Y. Wu, S. Yu, X. Zheng, H. Li, J. A. Incorvia, S. B. Eryilmaz, K. Okabe, "Stanford Memory Trends," Avaliable: https://nano.stanford.edu/stanford-memory-trends, 2016.
13 N. Agrawal, V. Prabhakaran, T. Wobber, J.D. Davis, M.S. Manasse, R. Panigrahy, "Design tradeoffs for SSD performance," Proceedings of USENIX Annual Technical Conference on Annual Technical Conference, Vol. 57, pp. 57-70, 2008.