Browse > Article
http://dx.doi.org/10.14372/IEMEK.2017.12.4.239

An Implementation of Clock Synchronization in FPGA Based Distributed Embedded Systems Using CDR  

Song, Jae-Min (Kyungnam University)
Jung, Yong-Bae (Kyungnam University)
Park, Young-Seak (Kyungnam University)
Publication Information
IEMEK Journal of Embedded Systems and Applications / v.12, no.4, 2017 , pp. 239-246 More about this Journal
Abstract
Time synchronization between distributed embedded systems in the Real Time Locating System (RTLS) based on Time Difference of Arrival (TDOA) is one of the most important factors to consider in system design. Clock jitter error between each system causes many difficulties in maintaining such a time synchronization. In this paper, we implemented a system to synchronize clocks between FPGA based distributed embedded systems using the recovery clock of CDR (clock data recovery) used in high speed serial communication to solve the clock jitter error problem. It is experimentally confirmed that the cumulative time error that occurs when the synchronization is not performed through the synchronization logic using the CDR recovery clock can be completely eliminated.
Keywords
Clock synchronization; High-speed serial communication; FPGA (Field Programmable Gate Array); Distributed embedded system; RTLS (Real-Time Locating System); CDR (Clock Data Recovery);
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 J. Elson, L. Girod, D. Estrin, "Fine-grained Network Time Synchronization Using Reference Broad-casts," ACM Operating Systems Review, Vol. 36, No. SI, pp. 147-163, 2002.   DOI
2 S. Ganeriwal, R. Kumar, M.B. Srivastava, "Timing-sync Protocol for Sensor Networks," Proceedings of the International Conference on Embedded Networked Sensor Systems, pp. 138-149, 2003.
3 M. Marooti, B. Simon, A. Leedeczi, "The Flooding Time Synchronization Protocol," Proceedings of the International Conference on Embedded Networked Sensor Systems, pp. 39-49, 2004.
4 DECAWAVE, "aps007_wired_sync_rtls_with_ the_dw1000," www.decawave.com
5 DECAWAVE, "aps003_dw1000_rtls_introduction," www.decawave.com
6 S.H. Park, "A Study on Phase-Noise and Jitter due to the Power Supply Noise of the CMOS Ring Oscillator," The Journal of the Korea Institute of Maritime Information & Communication Sciences., Vol. 10, No. 2, pp. 298-302, 2006 (in Korean).
7 PERICOM, "Jitter Measurement Techniques," www.pericom.co.uk
8 SiTime, "Clock Jitter Definitions and Measurement Methods," www.sitime.com
9 J.W. Kim, D.S. Eom, "TDoA-Based Practical Localization Using Precision Time-Synchronization," Journal of Korea Information And Communications Society, Vol. 38 No. 2, 2013 (in Korean).
10 J.M. Jeon, D.G. Kim, E.R. Kim, D.I. Lee, "Implementing IEEE1588 Based Clock Synchronization for Networked Embedded System," IEMEK J. Embed. Sys. Appl., Vol. 9, No. 1, pp. 33-41, 2014 (in Korean).   DOI
11 ALTERA, "Nios II Gen2 Processor Reference Guide," www.altera.com
12 ALTERA, "ALTGX Transceiver Setup Guide for Statix IV Devices," www.altera.com