1 |
JEDEC, "JESD248 DDR4 NVDIMM-N Design Standard," 2016.
|
2 |
Micron, "DDR4 SDRAM NVRDIMM," 2015.
|
3 |
Micron, "DDR4 SDRAM," 2017.
|
4 |
Micron, "NAND Flash Memory - MLC+," 2014.
|
5 |
G. Pekhimenko, V. Seshadri, O. Mutlu, P. B. Gibbons, M. A. Kozuch, T. C. Mowry, "Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches," Proceedings of the ACM 21st international conference on Parallel architectures and compilation techniques, pp.377-388, 2012.
|
6 |
J. Park, H.G. Lee, "Location-Aware Hybrid SLC/MLC Management for Compressed Phase-Change Memory Systems," IEMEK J. Emded. Sys. Appl., Vol. 11, No. 2, pp.107-116, 2016 (in Korean).
|
7 |
A.R. Alameldeen, D.A. Wood, "Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches," Technical Report 1500, Computer S University of Wisconsin-Madison, 2004.
|