Browse > Article
http://dx.doi.org/10.14372/IEMEK.2015.10.3.151

New Embedded Memory System for IoT  

Lee, Jung-Hoon (GyeongSang National University(ERI))
Publication Information
Abstract
Recently, an embedded flash memory has been widely used for the Internet of Things(IoT). Due to its nonvolatility, economical feasibility, stability, low power usage, and fast speed. With respect to power consumption, the embedded memory system must consider the most significant design factor. The objective of this research is to design high performance and low power NAND flash memory architecture including a dual buffer as a replacement for NOR flash. Simulation shows that the proposed NAND flash system can achieve better performance than a conventional NOR flash memory. Furthermore, the average memory access time of the proposed system is better that of other buffer systems with three times more space. The use of a small buffer results in a significant reduction in power consumption.
Keywords
NOR and NAND flash memory; XiP(execute-in-place); Buffer system; Embedded memory platform;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 W.T. Huang, C.T. Chen, C.H. Chen, C.C. Chen, "Energy-Efficient Buffer Architecture of Flash Memory," Proceedings of International Conference on Multimedia and Ubiquitous Engineering, pp. 543-546, 2008.
2 http://euler.slu.edu/-fritts/mediabench/
3 D. Burger, T. Austin, "The SimpleScalar tool set, version 3.0," University of Wisconsin-Madison, 2011.
4 H. Nazarian, "Storage Systems Incorporating RRAM Technology," Proceedings of Flash Memory Summit, pp. 1-16, 2013.
5 http://download.intel.com/newsroom/kits/ces/2015/pdfs /Intel_CURIE_Module_Factsheet.pdf
6 H. Sian, "Rethinking memory design for IoT and wearables," EE Times-Asia, 2014.
7 Micron Technology, "Memory Solutions for the Internet of Things (IoT) Convergence," 2014, Internet access http://www.arrowglobalvillage.fi/media/arrow_micron-iot-convergence-emea-may-2014-rev1.pdf
8 Toshiba, "NAND vs. NOR Flash Memory Technology Overview," Internet access http://umcs.maine.edu/-cmeadow/courses/cos335/Toshiba%20NAND_vs_NOR_Flash_Memory_Technology_Overviewt.pdf.
9 T. Benavides, J. Treon, J. Hulbert, W. Chang, "The Enabling of an Execute-In-Place Architecture to Reduce the Embedded System Memory Footprint and Boot Time," Journal of Computers, Vol. 3, No. 1, pp. 79-89, 2008.
10 S. Park, J. Park, S. Kim, "Short-Random Request Absorbing Structure with Volatile DRAM Buffer and Nonvolatile NAND Flash Memory," Proceedings the 3rd WSEAS International Conference on Computer Engineering and Applications, pp. 257-262, 2009.
11 J. Zhao, H. Wu, Y. Zhao, W. Liu, "CCM: Low cost dynamic data exchange to emulate RAM on NAND flash," Proceedings of 20th Embedded and Real-Time Computing Systems and Applications, pp. 1-9, 2014.
12 http://cache.freescale.com/files/microcontrollers/doc/fact_sheet/KINETISKL03CSPFS.pdf
13 C. Park, J. Seo, S. Bae, H. Kim, S. Kim, B. Kim, "A low-cost memory architecture with NAND XIP for mobile embedded systems," Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/software codesign and system synthesis, pp. 138-143, 2003.
14 N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers," Proceedings of the 17th Annual International Symposium on Computer Architecture, pp. 364-373, 1990.
15 Y.H. Lee, S.S. Lim, "Worst Case Response Time Analysis for Demand Paging on Flash Memory," Journal of the Korea Society of Computer and Information, Vol. 12, No. 6, pp. 113-123, 2006 (in Korea).