1 |
K. Tanaka, "Fast context switching by hierarchical task allocation end reconfigurable cache", IWIA'03, pp. 20-29, 2003.
|
2 |
J. Kreuzinger, A. Schulz, M. Pfeffer, Th. Ungerer, "Real-time scheduling on multithreaded processors", RTCSA 2000, pp. 155-159, 2000.
|
3 |
C Huang, K. Hsieh, J. Li, J. K. Lee, "Support of paged register files for improving context switching on embedded processors", IEEE, pp. 352-357, 2009.
|
4 |
W. Grunewald and T. Ungerer, "Toward extremely fast context switching in a block-multithreaded processors", CSE'09, pp.592-599, 1996.
|
5 |
P. R. Nuth, "Parallel processor architecture: a thesis proposal", MIT VLSI Merno, 1990.
|
6 |
P. Jaaskelainen, P. Kellomaki, J. Takala and H. Kultala, "Reducing context switch overhead with compiler assisted threading", EUC'08, pp. 461-466, 2008.
|
7 |
W. Qin, "Double context microprocessor architecture", HPC 2000, pp. 370-371, 2000.
|