Browse > Article
http://dx.doi.org/10.9717/kmms.2011.14.3.462

Retargetable Instruction-Set Simulator for Energy Consumption Monitoring  

Ko, Kwang-Man (상지대학교 컴퓨터정보공학부)
Publication Information
Journal of Korea Multimedia Society / v.14, no.3, 2011 , pp. 462-470 More about this Journal
Abstract
Retargetability is typically achieved by providing target machine information, ADL, as input. The ADL are used to specify processor and memory architectures and generate software toolkit including compiler, simulator, etc. Simulator are critical components of the exploration and software design toolkit for the system designer. They can be used to perform diverse tasks such as verifying the functionality and/or timing behavior of the system, and generating quantitative measurements(e.g., power energy consumption) which can be used to aid the design process. In this paper, we generate the energy consumption estimation simulator through ADL. For this goal, firstly, we describes the energy consumption estimation and monitoring informations on the ADL based on EXPRESSION. Secondly, we generate the energy estimation and monitoring simulation library and then constructs the simulator, RenergySim. Lastly, we represent the energy estimations results for MIPS R4000 ADL description. From this subjects, we contribute to the efficient architecture developments and prompt SDK generation through programmable experiments in the field of mobile software development.
Keywords
Retargetability; Energy-consumption Estimation; Simulator; Instruction-set Architecture;
Citations & Related Records
연도 인용수 순위
  • Reference
1 SimpleScalar: MASE. http://www.simplescalar.com
2 W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The Design and Use of SimplePower: A Cycle Accurate Energy Estimation Tool," DAC'00: Proceedings of the 37th Design Automation Conference, pp.340-345, 2000.
3 Mehrdad Reshadi, Nikhil Bansal, Prabhat Mishra, and Nikill Dutt, "An Efficient Retargetable framework for Instruction-Set Simulation," CODES+ISSS'03: Proceedings of the International Symposium on Hardware/ Software Codesign and System Synthesis, pp. 13-18, 2003.
4 R. Leupers, J. Elste, and B. Landwehr, "Generation of Interpretive and Compiled Instruction Set Simulators," ASP-DAC'99: Proceeding of the Asia South Pacific Design Automation Conference 1999, 1999.
5 Alex Nicolau, et al., "V-SAT: A Visual Specification and Analysis Tool for System- on-Chip Exploration," Journal of System Architecture, Vol. 47, pp.263-275, 2001.   DOI   ScienceOn
6 A. Hoffman and H. Meyr, R. Leupers, Architecture Exploration for Embedded Processors with LISA, Kluwer Academic Publishers (ISBN: 1-4020-7338-0), Dec. 2002.
7 Uli Kremer, "Compilers for Power and Energy Management," PLDI'03: ACM SIGPLAN 2003 conference on Programming Language Design and Implementation Tutorial, 2003.
8 Prabhat Mishra and Nikil Dutt, Processor Description Languages, Morgan Kaufmann, 2008.
9 Sim-Panalyzer(ver 2.0.3) reference Manual. http://www.eecs.umich.edu/-panalyzer/.
10 D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," In Proc. of International Symposium on Computer Architecture, pp.83-94, 2000.
11 Uli Kremer, "Low Power/Power Compiler Optimizations," in Low-Power Electronics Design(Editor: Christian Piguet), CRC Press, 2005.
12 Jianwen Zhu and Daniel D. Gasski, "A Retargetable, Ultra-fast Instruction Set Simulator," DATE'99: Proceedings of the Design Automation and Test conference in Europe, p. 1999.
13 A. Nohl, et al., "A Universal Technique for Fast and Flexible Instruction-set Architecture Simulation," In Proc. of DAC, 2002.
14 M. Reshadi, et al., "Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction-set Simulation," In Proc. of DAC, 2003.
15 Rainer Leupers, "Code Generation for Embedded Processor," ISSS;00: 13th International System Synthesis Symposium, pp.173-178, Sep. 2000.
16 Anupam Chattopadhyay, Heinrich Meyr, and Rainer Leupers, "LISA: A Uniform for Embedded Processor Modeling, Implementation, and Software Toolsuite Generation," Processor Description Languages: Chap. 5, Morgan Kauffman, 2008.
17 Prabhat Mishra, Aviral Shrivastava, and NiKill Dutt, "Architecture Description Language-driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs," ACM Transactions on Design Automation of Electronics Systems, Vol.11, No.2, pp.626-658, 2006.   DOI
18 Wissam Chedid and Chansu Yu, "Survey on Power Management Techniques for Energy Efficient Computer Systems," Technical Report: CSU-ECE-TR-02-01, Cleveland State University, 2002.
19 A. Parikh, Soontae Kim, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Instruction Scheduling for Low Power," Journal of VLSI Signal Processing, Vol.37, pp.129-149, 2004.   DOI
20 Eric C. Schnarr, Mark D. Hill, and James R. Larus, "Facile: A Language and Compiler for High-Performance Processor Simulators," PLDI'99: Proceedings of the ACM SIGPLAN 1999 conference on Programming Language Design and Implementation, pp.1-11, 1999.