Browse > Article
http://dx.doi.org/10.9717/kmms.2011.14.11.1401

Design to Chip with Multi-Access Memory System and Parallel Processor for 16 Processing Elements of Image Processing Purpose  

Lim, Jae-Ho (충남대학교 정보통신공학과)
Park, Seong-Mi (충남대학교 정보통신공학과)
Park, Jong-Won (충남대학교 정보통신공학과)
Publication Information
Abstract
This dissertation present a chip with Multi-Access Memory System(MAMS) and parallel processor for 16 Processing Elements of image processing purpose. MAMS is a kind of parallel access memory system and can simultaneously access to random pixel datas with eight types. It is possible to set a interval about pixel datas to access, too. The parallel processor built-in MAMS actually has been realized in 2003 but its performance fell short of a real time process for high-definition images. I designed a improved parallel processing system by means of addition and expansion of Memory Modules and Processing Elements of previous one. It is feasible to perform a Morphological Closing at the speed of 3 times of the previous one and 6 times of serial system.
Keywords
Multi-Access Memory System; Memory System; Parallel Processing System; SIMD Computer; Image Processing;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M.J. Kimmel, R.S. Jaffe, J.R. Manderville and M.A. Lavi, "MITE: Morphic Image Transform engine, an Architecture for Reconfigurable Pipelines of Neighborhood Processors," IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management, Miami Beach, FL, Nov. 18-20, pp. 493-500, 1985.
2 E.W. Kent and S.L. Tanimoto, "Hierarchical Cellular Logic and the PIPE Processor: Structural and Functional Correspondence," in Proc. IEEE Workshop Comp. Architecture for Pattern Analysis and Image Database Management, Miami Beach, FL, Nov.18-20, pp. 311- 319, 1985.
3 P. Budnik and D. J. Kuck, "The Organization and Use of Parallel Memories," IEEE Trans. Computers, Vol.C-20, No.12, pp. 1566-1569, 1971.   DOI
4 D. H. Lawrie, "Access and Alignment of Data in Array Processor," IEEE Trans. Computers, Vol.C-24, No.12, pp. 1145-1155, 1975.   DOI
5 D. Lee, "Scrambled Storage for Parallel Memory Systems," In Proc. Int. Symp. on Comp. Architecture, pp. 232-239, 1988.
6 D. C. Van Voorish and T. H. Morrin, "Memory System for Image Processing," IEEE Trans. Computers, Vol.C-27, No.1, pp. 113-125, 1978   DOI
7 D. H. Lawrie and C. R. Vora, "The Prime Memory System for Image Processing," IEEE Trans. Computers, Vol.C-31, No.5, pp. 435-442, 1992.
8 C. S. Raghavendra and R. Boppana, "On Methods for Fast and Efficient Parallel Access," In Proc. Int. Parallel Processing, pp. 76-83, 1990.
9 J. W. Park, "An Efficient Memory System for Image Processing," IEEE Trans. Computers, Vol.C-35, No.7, pp. 669-674, 1986.   DOI
10 J. W. Park and D. T. Harper III, "An Efficient Memory System for the SIMD Construction of a Gaussian Pyramid," IEEE Trans. on Parallel and Distributed System, Vol.7, No.7, pp. 855- 860, 1996.   DOI
11 H. Lee, H. K. Cho, D.S. You, and J. W. Park, "An MAMS-PP4: Multi-Access Memory System used to Improve the Processing Speed of Visual Media Applications in a Parallel Processing System," IEICE Trans. Fundamentals. Vol.E87-A, No.11 2004.
12 J. W. Park, "Multiaccess Memory System for Attached SIMD Computer," IEEE Trans. on Computers. Vol.53, No.4, pp. 439-452, 2004.   DOI   ScienceOn
13 H. E. Burdick, Digital Imaging, McGraw-Hill, 1997
14 M. Duff, "Parallel Processors for Digital Image Processing," Advances in Digital Image Processing(P. Stucki, Ed.) NewYork: Plenum, pp. 265-279, 1979.
15 J. L. Potter, "Image processing on the massively parallel processor," IEEE Computer , Vol.16, No.1, pp. 62-67, 1983.
16 A. Rosenfeld, Multiresolution image processing and analysis, Springer-Verlag, 1984.
17 H. S. Wallace and D. Howard, ,"HBA vision architecture," IEEE Trans. PAMI , Vol.11, No.3, pp. 227-232, 1989.   DOI   ScienceOn
18 K. E. Batcher, "Design of a Massively Parallel Processor," IEEE Trans. Comput., Vol.C-29, pp. 836-840, 1980.   DOI
19 이형, 박윤옥, 박종원, "퐁 음영법을 위한 3차원 그래 픽 가속기의 구현," 한국멀티미디어 학회 논문지, Vol.3, No.5, pp. 526-534, 2000.
20 윤희준, 이형, 한기선, 박종원, "문화재 검색을 위한 병렬 처리기 구조," 한국멀티미디어 학회 논문지, Vol.1, No.2, pp. 154-161, 1998.