1 |
Y. K Lai and L. G. Chen, "A Data-Interlacing Architecture with Two-Dimensional Data- Reuse for Full-Search Block Matching Algorithm," IEEE Trans. Circuits and Systems for Video Technology, Vol.8, pp. 124-127, 1998.
DOI
ScienceOn
|
2 |
Y. K. Lai, Y. L. Lai, Y. C. Liu, P. C. Wu, and L. G. Chen, "VLSI Implementation of the Motion Estimator with Two-Dimensional Data- Reuse," IEEE Trans. on Consumer Electronics, Vol.44, No.3, pp. 623-628, 1998.
DOI
ScienceOn
|
3 |
S. Kittitornkun and Y. H. Hu, "Frame-Level Pipelined Motion Estimation Array Processor," IEEE Trans. Circuits and Systems for Video Technology, Vol.11, No.2, pp. 248-251, 2001.
DOI
ScienceOn
|
4 |
S. Pandian, Hegde, J. Bala, and B. George, "A Study on Block Matching Algorithms for Motion Estimation," International Journal on Computer Science and Engineering, Vol.3, No.1, pp. 34-44, 2011.
|
5 |
M. Azadfar, "Implementation of A Optimized Systolic Array Architecture for FSBMA using FPGA for Real-time Applications," IJCSNS International Journal of Computer Science and Network Security, Vol.8, No.3, pp. 46-51, 2008.
|
6 |
J. L. Mitchell, W. B. Pennebaker, C. E. Fogg, and D. J. Legall, MPEG video compression standard, Chapman and Hall, 1996.
|
7 |
Y. Huang, C. Chen, C. Tsai, C. Shen, and L. Chen, "Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results," Journal of VLSI Signal Processing 42, pp. 297-320, 2006.
DOI
ScienceOn
|
8 |
G. Hegde, C. P. RajP, and P. R. Vaya, "Implementation of Systolic Array Architecture for Full Search Block Matching Algorithm on FPGA," European Journal of Scientific Research ISSN 1450-216X, Vol.33, No.4, pp. 606-616, 2009.
|
9 |
S. Zhu and K. K. Ma, "A New Diamond Search Algorithm for Fast Block-Matching Mostion Estimation," IEEE Trans. on Image Processing, Vol.9, No.2, pp. 287-290, 2000.
DOI
ScienceOn
|
10 |
S. Y. Kung, VLSI array processors, Prentice Hall, Englewood Cliffs, NJ, 1988.
|
11 |
T. Komarek and P. Pirsch, "Array Architecture for Block Matching Algorithms," IEEE Trans. on Circuits and Systems, Vol.36, No.10, pp. 1301-1308, 1989.
DOI
ScienceOn
|
12 |
C. H. Hsieh and T. P. Lin, "VLSI Architecture for Block-Matching Motion Estimation Algorithm," IEEE Trans. on Circuits and Systems for Video Technology, Vol.2, No.2, pp. 169-175, 1992.
DOI
ScienceOn
|
13 |
S. B. Pan, S. S. Chae, and R. H. Park, "VLSI Architectures for Block Matching Algorithm," IEEE Trans. Circuits and Systems for Video Technology, Vol.6, pp. 67-73, 1995.
|
14 |
H. G. Yea and Y. H. Hu, "A Novel Modular Systolic Array Architecture for Full-Search Block Matching Motion Estimation," IEEE Trans. on Circuits and Systems for Video Technology, Vol.5, No.5, pp. 407-416, 1995.
DOI
ScienceOn
|
15 |
C. Y. Lee and M. C. Lu "An Efficient VLSI Architecture for Full-Search Block Matching Algorithms," Journal of VLSI Signal Processing, Vol.15, pp. 275-282, 1997.
DOI
ScienceOn
|