Browse > Article
http://dx.doi.org/10.6117/kmeps.2022.29.1.001

Efficient Decoupling Capacitor Optimization for Subsystem Module Package  

Lim, HoJeong (Amkor Technology, Inc.)
Fuentes, Ruben (Amkor Technology, Inc.)
Publication Information
Journal of the Microelectronics and Packaging Society / v.29, no.1, 2022 , pp. 1-6 More about this Journal
Abstract
The mobile device industry demands much higher levels of integration and lower costs coupled with a growing awareness of the complete system's configuration. A subsystem module package is similar to a board-level circuit that integrates a system function in a package beyond a System-in-Package (SiP) design. It is an advanced IC packaging solution to enhance the PDN and achieve a smaller form factor. Unlike a system-level design with a decoupling capacitor, a subsystem module package system needs to redefine the role of the capacitor and its configuration for PDN performance. Specifically, the design of package's form factor should include careful consideration of optimal PDN performance and the number of components, which need to define the decoupling capacitor's value and the placement strategy for a low impedance profile with associated cost benefits. This paper will focus on both the static case that addresses the voltage (IR) drop and AC analysis in the frequency domain with three specific topics. First, it will highlight the role of simulation in the subsystem module design for the PDN. Second, it will compare the performance of double-sided component placement (DSCP) motherboards with the subsystem module package and then prove the advantage of the subsystem module package. Finally, it will introduce three-terminal decoupling capacitor (decap) configurations of capacitor size, count and value for the subsystem module package to determine the optimum performance and package density based on the cost-effective model.
Keywords
SiP; Module Design; AP; PDN; ESR; Decap;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Intel, Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide
2 N. Chen, "Designs of power distribution network for octa-core mobile application processor," 2015 IEEE 19th Workshop on Signal and Power Integrity (SPI), 1-4 (2015).
3 H. Lim, "High-speed flip chip package Co-Design with Optimization of anti-pad size variations on metal plane layout," 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI), 1-4 (2016).
4 Larry D. Smith and E. Bogatin, Principal of Power Integrity, pp. 414, 502-511, Prentice Hall.
5 C. Wang and D. Yu, "Signal and Power Integrity Analysis on Integrated Fan-Out PoP (InFO_PoP) Technology for Next Generation Mobile Applications," 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 380-385 (2016).
6 S. Gupta, "3-T (8-T) Decoupling Capacitors for Improved PDN in LPDDR4/4X/5 System," 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), 2097-2102 (2019).