1 |
G. T. Kim, and D. I. Kwon, "Warpage Analysis during Fan-Out Wafer Level Packaging Process using Finite Element Analysis", J. Microelectron. Packag. Soc., 25(1), 41 (2018).
DOI
|
2 |
T. Lin, F. Hou, H. Liu, D. Pan, F. Chen, J. Li, H. Zhang, and L. Cao, "Warpage simulation and experiment for panel level fan-out package", IEEE CPMT Symposium Japan (ICSJ), 129, (2016).
|
3 |
Philip Garrou, "Wafer Level Chip Scale Packaging (WLCSP): An Overview", IEEE Trans. Adv. Packag., 23(2), 198 (2000).
DOI
|
4 |
C.-F. Tseng, C.-S. Liu, C.-H. Wu, and D. Yu, "InFO (Wafer Level Integrated Fan-Out) Technology", Proc. 66th Electronic Components and Technology Conference (ECTC), 1, (2016).
|
5 |
T. G. Lim, and D. H. O. S. Wee, "Electrical design for the development of FOWLP for HBM integration", Proc. 68th Electronic Components and Technology Conference (ECTC), 2136, (2018).
|
6 |
F.-C. Hsu, J. Lin, S.-M. Chen, P.-Y. Lin, J. Fang, J.-H. Wang, and S.-P. Jeng, "3D Heterogeneous Integration with Multiple Stacking Fan-Out Package", Proc. 68th Electronic Components and Technology Conference (ECTC), 337, (2018).
|
7 |
J. Y. Kim, I. J. Choi, J. H. Park, J.-E. Lee, T. S. Jeong, J. S Byun, Y. G. Ko, K. H. Hur, D.-W. Kim, and K. S. Oh, "Fanout Panel Level Package with Fine Pitch Pattern", Proc. 68th Electronic Components and Technology Conference (ECTC), 1, (2018).
|
8 |
S. E. Kim, and S. D. Kim, "Wafer level Cu-Cu direct bonding for 3D integration", Microelectronic Engineering, 137, 158 (2015).
DOI
|
9 |
Y. H. Cho, and S. E. Kim, S. D. Kim, "Wafer Level Bonding Technology for 3D Stacked IC", J. Microelectron. Packag. Soc., 20(1), 7 (2013).
DOI
|
10 |
T. Braun, K. F. Becker, M. Wohrmann, M. Topper, L. Bottcher, R., Aschenbrenner, and K. D. Lang, "Trends in Fan-out Wafer and Panel Level Packaging" Proc. International Conference on Electronics Packaging (ICEP), Japan, 325 (2017).
|
11 |
K. Kikuchi, Y. Nedzu, and T. Sugino, "Warpage Analysis with Newly Molding Material of Fan-Out Panel Level Packagingand the Board Level Reliability Test Results", Proc. 68th Electronic Components and Technology Conference (ECTC), 973, (2018).
|
12 |
J. H. Lau, M. Li, D. Tian, N. Fan, E. Kuah, W. Kai, M. Li, J. Hao, Y. M. Cheung, Z. Li, H. T. Kim, R. Beica, T. Taylor, C.-T. Ko, H. Yang, Y.-H. Chen, S. P. Lim, N. C. Lee, J. Ran, C. Xi,K. S. Wee, and Q. Yong, "Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging", IEEE Trans. Compon. Packaging Manuf. Technol., 7(10), 1729 (2017).
DOI
|