1 |
S. Shin, M. Park, S. E. Kim, and S. Kim, "Effects of Wafer Warpage on the Misalignment in Wafer Level Stacking Process", J. Microelectron. Packag. Soc., 20(3), 71 (2013).
DOI
|
2 |
S. H. Lee, K. N. Chen, and J. J. Q. Lu, "Wafer-to-wafer alignment for three-dimensional integration: A review", J. Microelectromechanical Syst., 20(4), 885 (2011).
DOI
|
3 |
M. K. Lee, J. W. Jeoung, J. Y. Ock, and S. Choa, "Numerical Analysis of Warpage and Reliability of Fan-out Wafer Level Package", J. Microelectron. Packag. Soc., 21(1), 31 (2014).
DOI
|
4 |
K. Hamaguchi, H. Noma, H. Takahashi, N. Suzuki, and T. Nonaka, "Warpage study of FO-WLP build up by material properties and process", Proc. 6th Electronic System-Integration Technology Conference (ESTC), Grenoble, France, 1, IEEE (2016).
|
5 |
J. H. Lau, M. Li, D. Tian, N. Fan, E. Kuah, W. Kai, M. Li, J. Hao, Y. M. Cheung, Z. Li, K. H. Tan, R. Beica, T. Taylor, C. T. Ko, H. Yang, Y. H. Chen, S. P. Lim, N. C. Lee, J. Ran, C. Xi, K. S. Wee, and Q. Yong, "Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging", IEEE Trans. Components, Packag. Manuf. Technol., 7(10), 1729 (2017).
DOI
|
6 |
P. B. Lin, C. T. Ko, W. T. Ho, C. H. Kuo, K. W. Chen, Y. H. Chen, and T. J. Tseng, "A Comprehensive Study on Stress and Warpage by Design, Simulation and Fabrication of RDLFirst Panel Level Fan-Out Technology for Advanced Package", Proc. 67th Electronic Components and Technology Conference (ECTC), Orlando, USA, 1413, IEEE (2017).
|
7 |
J. H. Lau, "Recent Advances and New Trends in Semiconductor Packaging", IEEE/CPMT Society Lecture in the Santa Clara Valley (2016).
|
8 |
J. H. Lau, N. Fan, and M. Li, "Design, Material, Process, and Equipment of Embedded Fan-Out Wafer/Panel-Level Packaging", Chip Scale Review, 20, 38 (2016).
|
9 |
S. P. Timoshenko, "Analysis of bi-metal thermostats", J. Opt. Soc. Am., 11(3), 233 (1925).
DOI
|
10 |
G. Sharma, A. Kumar, V. S. Rao, S. W. Ho, and V. Kripesh, "Solutions strategies for die shift problem in wafer level compression molding", IEEE Trans. Components, Packag. Manuf. Technol., 1(4), 502 (2011).
DOI
|
11 |
C. Y. Chou, T. Y. Hung, S. Y. Yang, M. C. Yew, W. K. Yang, and K. N. Chiang, "Solder joint and trace line failure simulation and experimental validation of fan-out type wafer level packaging subjected to drop impact", Microelectron. Reliab., 48(8-9), 1149 (2008).
DOI
|
12 |
S. S. Deng, S. J. Hwang, and H. H. Lee, "Warpage prediction and experiments of fan-out waferlevel package during encapsulation process", IEEE Trans. Components, Packag. Manuf. Technol., 3(3), 452 (2013).
DOI
|