Browse > Article
http://dx.doi.org/10.6117/kmeps.2016.23.4.069

Nano-Scale Cu Direct Bonding Technology Using Ultra-High Density, Fine Size Cu Nano-Pillar (CNP) for Exascale 2.5D/3D Integrated System  

Lee, Kang-Wook (New Industry Creation hatchery Center (NICHe), Tohoku University)
Publication Information
Journal of the Microelectronics and Packaging Society / v.23, no.4, 2016 , pp. 69-77 More about this Journal
Abstract
We propose nano-scale Cu direct bonding technology using ultra-high density Cu nano-pillar (CNP) with for high stacking yield exascale 2.5D/3D integration. We clarified the joining mechanism of nano-scale Cu direct bonding using CNP. Nano-scale Cu pillar easily bond with Cu electrode by re-crystallization of CNP due to the solid phase diffusion and by morphology change of CNP to minimize interfacial energy at relatively lower temperature and pressure compared to conventional micro-scale Cu direct bonding. We confirmed for the first time that 4.3 million electrodes per die are successfully connected in series with the joining yield of 100%. The joining resistance of CNP bundle with $80{\mu}m$ height is around 30 m for each pair of $10{\mu}m$ dia. electrode. Capacitance value of CNP bundle with $3{\mu}m$ length and $80{\mu}m$ height is around 0.6fF. Eye-diagram pattern shows no degradation even at 10Gbps data rate after the lamination of anisotropic conductive film.
Keywords
nano-scale Cu direct bonding; Cu nano-pillar; esascale 2.5D/3D integration;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 K. W. Lee, J. C Bea, T. Fukushima, S. Ramalingam, X. Wu, T. Tanaka and M. Koyanagi, "Novel reconfigured wafer-towafer (W2W) hybrid bonding technology using ultra-high density nano-Cu filaments for exascale 2.5D/3D integration", IEEE International Electron Devices Meeting (IEDM), 185 (2015).
2 W. S. Kwon, M. S. Kim, J. H. Cahng, R. Suresh, L. Madden, G. Tsai, S. Tseng, J. Y. Lai, T. Lu and S. Chiu, "Enabling a manufactuable 3D Technologies and Ecosystem using 28 nm FPGA with Stacked Silicon Interconnect Technology", 46th International Symposium on Microelectronics (IMAPS 2013), Orlando (USA), 217 (2013).
3 Xin Wu, "An UltraScale 3D FPGA", 3D Architectures for Semiconductor Integration and Packaging Conference, San Francisco (USA), (2014).
4 Y. Ohara, A. Noriki, E. Iwata, T. Hiraki, K. W. Lee, M. Murugesan, J. C. Bea, T. Fukushima, T. Tanaka and M. Koyanagi, "Development of EEB (Electroplated-Evaporation Bumping) Technology for Fine Pitch and Low Resistance Cu/Sn Micro-Bumps", Int. Conf. On. Solid State Devices and Materials (SSDM), 86 (2009).
5 L. D. Cioccio, S. Moreau, L. Sanchez, F. Baudin, P. Guegeun, S. Mermoz, Y. Belliard and R. Taibi, "Cu-$SiO_2$ Hybrid Bonding", in Handbook of 3D Integration, pp. 295-312, Wiley-VCH Verlag GmbH & Co. KGaA (2014).
6 L. Sanchez, L. Bally, B. Montmayeul, J. Dafonseca, E. Augendre, L. Di Cioccio, V. Carron, T. Signamarcheix, R. Taibi, S. Mermoz and G. Lecarpentier, "Chip to Wafer Direct Bonding Technologies for High Density 3D Integration", IEEE Electronic Components and Technology Conference (ECTC), 1960 (2012).
7 S. E. Kim, "Heterogeneous Device Packaging Technology for the Internet of Things Applications", J. Microelectron. Packag. Soc., 23(3), 1 (2016).   DOI
8 S. E. Kim, "Bumpless Interconnect System for Fine-pitch Devices", J. Microelectron. Packag. Soc., 21(3), 1 (2014).   DOI
9 K. W. Lee, C. Nagai, A. Nakamura, H. Aizawa, J. C. Bea, M. Koyanagi, H. Hashiguchi, T. Fukushima and T. Tanaka, "Reconfigured multichip-on-wafer (mCoW) Cu/oxide hybrid bonding technology for ultra-high density 3D integration using recessed oxide, thin glue adhesive, and thin metal capping layers", IEEE International 3D Systems Integration Conference (3DIC), 31 (2015).
10 K. Yamashita, Y. Hotta, S. Kurooka, H. Abe and S. Tan, "Copper-filled Anodized Aluminum Oxide a Potential Material for Low Temperature Bonding for 3D Packaging", 2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IACC), 571, IEEE (2015).
11 F. Keller, M. S. Hunter and D. L Robinson, "Structure Features of Oxide Coatings on Aluminum", J. Electrochem. Soc., 100(9), 411 (1953).   DOI
12 K. Yamashita, S. Kurooka, K. Shirakawa, Y. Hotta and H. Abe, "Copper-filled Anodized Aluminum Oxide - a potential material for chip to chip bonding -", IEEE International 3D Systems Integration Conference (3DIC), 138 (2015).
13 H. Masuda and M. Satoh, "Fabrication of Gold Nanodot Array using Anodic Porous Aluminum as an Evaporation Mask", Jpn. J. Appl. Phys., 35(1B), 126 (1996).   DOI