1 |
Y. Cho, S. E. Kim and S. Kim, "Wafer Level Bonding Technology for 3D Stacked IC", J. Microelectron. Packag. Soc., 20(1), 7 (2013).
DOI
ScienceOn
|
2 |
Y. S. Tang, Y. J. Chang, and K. N. Chen, "Wafer-level Cu- Cu bonding technology", Microelectronics Reliability, 52(2), 312, (2012).
DOI
ScienceOn
|
3 |
S. H. Lee, K. Chen and J. J. Lu, "Wafer-to-Wafer Alignment for Three-Dimensional Integration: A Review", J. Microelectromech. Syst. 20(4), 885, (2011).
DOI
ScienceOn
|
4 |
S. Kang, J. Lee, E. Kim, N. Lim, S. Kim, S. Kim and S. E. Kim, "Fabrication and Challenges of Cu-to-Cu Wafer Bonding", J. Microelectron. Packag. Soc., 19(2), 29 (2012).
DOI
ScienceOn
|
5 |
A. H. Abdelnaby, G. P. Potirniche, F. Barlow, A. Elshabini, S. Groothuis, and R. Parker, "Numerical simulation of silicon wafer warpage due to thin film residual stresses," IEEE Workshop on Microelectronics and Electron Devices (WMED), 9, (2013).
|
6 |
Y. Kim, S. Kang, S. Kim and S. E. Kim, "Wafer warpage analysis of stacked wafers for 3D integration", Microelectronics Engineering, 89, 46, (2012).
|