Browse > Article
http://dx.doi.org/10.6117/kmeps.2011.18.3.067

Electromigration and Thermomigration in Flip-Chip Joints in a High Wiring Density Semiconductor Package  

Yamanaka, Kimihiro (School of Information Science and Technology, Chukyo University)
Publication Information
Journal of the Microelectronics and Packaging Society / v.18, no.3, 2011 , pp. 67-74 More about this Journal
Abstract
Keys to high wiring density semiconductor packages include flip-chip bonding and build-up substrate technologies. The current issues are the establishment of a fine pitch flip-chip bonding technology and a low coefficient of thermal expansion (CTE) substrate technology. In particular, electromigration and thermomigration in fine pitch flipchip joints have been recognized as a major reliability issue. In this paper, electromigration and thermomigration in Cu/Sn-3Ag-0.5Cu (SAC305)/Cu flip-chip joints and electromigration in Cu/In/Cu flip chip joints are investigated. In the electromigration test, a large electromigration void nucleation at the cathode, large growth of intermetallic compounds (IMCs) at the anode, a unique solder bump deformation towards the cathode, and the significantly prolonged electromigration lifetime with the underfill were observed in both types of joints. In addition, the effects of crystallographic orientation of Sn on electromigration were observed in the Cu/SAC305/Cu joints. In the thermomigration test, Cu dissolution was accelerated on the hot side, and formation of IMCs was enhanced on the cold side at a thermal gradient of about $60^{\circ}C$/cm, which was lower than previously reported. The rate of Cu atom migration was found comparable to that of electromigration under current conditions.
Keywords
EM; Flip-Chip; diffusion; reliability;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M.F. Abdulhamid, C. Basaran, and Y. S. Lai, Thermomigration versus electromigration in microelectronics solder joints, IEEE Trans. Adv. Pkg. 32(3), 627 (2009).   DOI
2 A.T. Huang, A. M. Gusak, and K. N. Tu, Thermomigration in SnPb composite flip chip solder joints, Appl. Phys. Lett. 88, 141911 (2006).   DOI   ScienceOn
3 H.Y. Chen, C. Chen, and K. N. Tu, Failure induced by thermomigration of interstitial Cu in Pb-free flip chip solder joints, Appl. Phys. Lett. 93, 122103 (2008).   DOI   ScienceOn
4 K. Yamanaka, T. Ooyoshi and T. Nejime, Temperature measurement at flip chip solder joint during electromigration test, J. Mater. Sci.: Mater. Electron. 21(1), 53 (2010).
5 M.A. Korhonen, P. Borgesen, K.N. Tu, et al., Stress evolution due to electromigration in confined metal lines, J. Appl. Phys. 73, 3790 (1993).   DOI   ScienceOn
6 K. Hayashi, K. Yamanaka, K. Kobayashi, et al., Advanced Surface Laminar Circuit Using New Composite Materials, in Proc. 51th IEEE Electronic Components and Technology Conf., Las Vegas, CA, USA, 543 (2010).
7 H. Ye, C. Basaran, and D. Hopkins, Thermomigration in Pb- Sn solder joints under joule heating during electric current stressing, J. Appl. Phys. Lett., 82(7), 1045 (2003).   DOI   ScienceOn
8 K.N. Tu, Recent Advances on Electromigration in Very- Large-Scale-Integration of Interconnects, J. Appl. Phys. 94, 5451 (2003).   DOI   ScienceOn
9 K. Yamanaka, T. Ooyoshi, and T. Nejime, Effect of underfill on electromigration ligetime in flip chip joints, J. Alloy. Compd. 481, 659 (2009).   DOI
10 J. J. Clement, C. V. Thompson, Modeling electromigrationinduced sress evolution in confined metal lies, J. Appl. Phys. 78, 900 (1995).   DOI   ScienceOn
11 K. Lee, K. S. Kim, Y. Tsukada, et al., Effects of the crystallographic orientation of Sn on the electromigration of Cu/Sn- Ag-Cu/Cu ball joints, J. Mater. Res. 26(3), 467 (2010).
12 B. F. Dyson, Diffusion of Gold and Silver in Tin Single Crystals, J. Appl. Phys. 37 2375 (1966).   DOI
13 B. F. Dyson, Interstitial Diffusion of Copper in Tin, J. Appl. Phys. 38, 3408 (1967).
14 M. Lu, D. Y. Shih, P. Lauro, et al., Effect of Sn grain orientation on electromigration degradation mechanism in high Snbased Pb free solders, Appl. Phys. Lett. 92, 211909 (2008).   DOI   ScienceOn
15 J. U. Knickerbocker, P. S. Andry, L. P. Buchwalter, et al, "Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection," IBM J. Res. & Dev., 49(4/5), 725 (2005).   DOI
16 Y. Tsukada, K. Yamanaka, and T. Nejime, "Current barriers and future direction of semiconductor packaging with flip chip bonding," J. IEICE (Japanese), J91-C(11), 509 (2008).
17 K. Yamanaka, K. Kobayashi, K. Hayashi, et al., "Materials, processes and performance of high wiring density build-up substrate with ultra low coefficient of thermal expansion," IEEE trans. Comp. Packag. Techonol., 33(2), 453 (2010).   DOI
18 E. D. Blackshear, M. Case, E. Klink, et al, "The evolution of build-up package technology and its design challenges," IBM J. Res. & Dev., 49(4/5), 641 (2005).
19 International Technology Roadmap for Semiconductors 2007 Edition. available : http://www.itrs.net/reports.html.
20 Y. Tsukada, S. Tsuchida, and Y. Mashimoto, "Surface laminar circuit packaging," in Proc. 42nd Electronic Components and Technology Conf, San Diego, CA, USA, 22 (1992).