Browse > Article
http://dx.doi.org/10.12989/sss.2014.14.6.1131

Logic circuit design for high-speed computing of dynamic response in real-time hybrid simulation using FPGA-based system  

Igarashi, Akira (Disaster Prevention Research Institute, Kyoto University)
Publication Information
Smart Structures and Systems / v.14, no.6, 2014 , pp. 1131-1150 More about this Journal
Abstract
One of the issues in extending the range of applicable problems of real-time hybrid simulation is the computation speed of the simulator when large-scale computational models with a large number of DOF are used. In this study, functionality of real-time dynamic simulation of MDOF systems is achieved by creating a logic circuit that performs the step-by-step numerical time integration of the equations of motion of the system. The designed logic circuit can be implemented to an FPGA-based system; FPGA (Field Programmable Gate Array) allows large-scale parallel computing by implementing a number of arithmetic operators within the device. The operator splitting method is used as the numerical time integration scheme. The logic circuit consists of blocks of circuits that perform numerical arithmetic operations that appear in the integration scheme, including addition and multiplication of floating-point numbers, registers to store the intermediate data, and data busses connecting these elements to transmit various information including the floating-point numerical data among them. Case study on several types of linear and nonlinear MDOF system models shows that use of resource sharing in logic synthesis is crucial for effective application of FPGA to real-time dynamic simulation of structural response with time step interval of 1 ms.
Keywords
real-time processing; fast computing; parallel processing; logic circuit;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Cui, W. and Pham, C.K. (2003), "Implementation of a hardware for matrix calculation on FPGA", IEICE Technical report, 103(406), 1-4.
2 Altera Co. (2007), Cyclone II Device Handbook,Vol.1.
3 Altera Co. (2009), Stratix IV Device Handbook, Vol.1.
4 Bensaali, F., Amira, A. and Sotudeh, R. (2007), "Floating-point matrix product on FPGA", Proceedings of the 2007 IEEE/ACS International Conference on Computer Systems and Applications (AICCSA 2007), Amman, Jordan, May.
5 Onouchi, M., Saito, K., Fujishima, M. and Hoh, K. (2003), "Quantum computing emulator using FPGA", IEICE Technical Report, 102(611), 67-72.
6 Hadjis, S., Canis, A., Anderson, J.H., Choi, J., Nam, K. Brown, S. and Czajkowski, T. (2012), "Impact of FPGA architecture on resource sharing in high-level synthesis", Proceedings of the 20th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp.111-114, Monterey, US, February.
7 MathWorks (2012), "HDL Coder", http://www.mathworks.com/products/hdl-coder/
8 Nakasato, N. and Hamada, T. (2006), "Acceleration of astrophysical simulations using a FPGA board (special purpose system)", Inform. Proc. Soc. Japan, 47(SIG 7), 162-173 (in Japanese).
9 Saouma, V., Haussmann, G., Kang, D. and Ghannoum, W. (2013), "Real time hybrid simulation of a non ductile reinforced concrete frame", J. Struct. Eng. - ASCE, DOI: 10.1061/(ASCE)ST.1943-541X.00008
10 Shafer, B.C., Kingley, S.F. and Chan, A.H.C. (2002), "Implementation of the discrete element method using reconfigurable computing (FPGAS)", Proceedings of the 15th ASCE Engineering Mechanics Conference (EM2002), New York, USA, June.
11 Shao, X., Reinhorn, A. and Sivaselvan, M. (2011), "Real-time hybrid simulation using shake tables and dynamic actuators", J. Struct. Eng. - ASCE, 137(7), 748-760.   DOI
12 Saouma, V., Kang, D. and Haussman, G. (2012), "A computational finite-element program for hybrid simulation", Earthq. Eng. Struct. D., 41(3), 375-389.   DOI