1 |
M. Bellac, A Short Introduction to Quantum Information and Quantum Computing. Cambridge: Cambridge University Press, 2006.
|
2 |
M. Perkowski and D. Shah, Design of Regular Reversible Quantum Circuits. Saarbrucken: LAP LAMBERT Academic Publishing, 2011.
|
3 |
Z. Sasanian, R. Wille, and D. Miller, "Realizing reversible circuits using a new class of quantum gates," In The 49th Design Automation Conf., San Francisco, USA, June 3-7, 2012, pp. 36-41.
|
4 |
B. Mondal, P. Sarkar, P. Saha, and S. Chakraborty, "Synthesis of Balanced Ternary Reversible Logic Circuit," IEEE 43rd Int. Symp. on Multiple-Valued Logic, Toyama, Japan, May 22-24, 2013, pp. 334-339.
|
5 |
C. Moraga, "On some Basic Aspects of Ternary Reversible and Quantum Computing," IEEE 44th Int. Symp. on Multiple-Valued Logic, Bremen, Germany, May 19-21, 2014, pp. 178-183.
|
6 |
D. Park and Y. Jeong, "Realizing Mixed-Polarity MCT gates using NCV- > Library," J. of the Korea Institute of Electronic Communication Science, vol. 11, no. 1, 2016, pp. 29-35.
DOI
|
7 |
D. Park and Y. Jeong, "For new Duality Structure and its Application in the NCV- > Library," J. of the Korea Institute of Electronic Communication Science, vol. 11, no. 2, 2016, pp. 165-170.
DOI
|
8 |
Z. Zilic, K. Radecka, and A. Khazamiphur, "Reversible circuit technology mapping from non-reversible specifications," Proc. Design Automation and Test in Europe, Nice, France, Apr. 16-20, 2007, pp. 558-563.
|
9 |
D. Miller, R. Wille, and G. Dueck, "Synthesizing Reversible Circuits for Irreversible Functions," 12th Euromicro Conf. on Digital System Design/ Architectures, Methods and Tools, Patras, Greece, Aug. 27-29, 2009, pp. 749-756.
|
10 |
S. Sultana and K. Radecka, "Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network," IEEE 41th Int. Symp. on Multiple-Valued Logic, Tuusula, Finland, May 23-25, 2011, pp. 147-152.
|
11 |
D. Park and Y. Jeong, "Gate Cost Reduction Policy for Direct Irreversible-to-Reversible Mapping Method without Reversible Embedding," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 11, 2014, pp. 1233-1240.
DOI
|
12 |
D. Park and Y. Jeong, "A New Functional Synthesis Method for Macro Quantum Circuits Realized in Affine-Controlled NCV-Gates," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 4, 2014, pp. 447-454.
DOI
|