1 |
M. Krstic and E. Grass, "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook," IEEE Design and Test of Computers, vol. 24, no. 5, 2007, pp.430-441.
DOI
|
2 |
B. Mesgarzaden, C. Svensson, and A. Alvandpour, "A new mesochronous clocking scheme for synchronization in SoC," Circuits and Systems, 2004. ISCAS '04. Pro. of the 2004 Int. Symp. on, Vancouver, BC, May, 2004, pp.605-608.
|
3 |
D. Ludovici, A. Strano, G. Gaydadjiev, and D. Bertozzi, "Mesochronous NoC technology for power-efficient GALS MPSoCs," Pro. of the Fifth Int. Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, Heraklion, Greece, Jan. 2011, pp. 27-30.
|
4 |
N. Weste and D. Harris, CMOS VLSI design, Boston, Addison Wesley, 2011.
|
5 |
S. Beer and R. Ginosar, "A model for supply voltage and temperature variation effects on synchronizer performance," IEEE Trans. on VLSI system, Volume:PP, Issue:99, 2013, pp. 1-12.
|
6 |
S. Beer, R. Ginosar, R. Dobkin, and Y. Weizman, "MTBF estimation in coherent clock domains", Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th Int. Symp. on, Santa Monica CA USA, May 2013, pp. 166-173.
|
7 |
N. Weste and K. Eshraghian, Principle of CMOS VLSI Design, Addison Wesley, Massachusetts, 199,
|
8 |
C. Amin, N. Menezes, K. Killpack, and F. Dartu, "Statistical static timing analysis: how simple can we get?," Design Automation Conf. 2005. Proc. 42nd, Anaheim, CA, USA, May 2005, pp.652-657.
|
9 |
X. Bai, P. Patel, and X. Zhang, "A New Statistical Setup and Hold Time Definition,"IC Design & Technology (ICICDT), 2012 IEEE Int. Conf. Austin, TX, May 2012, pp.1-4.
|
10 |
B. Rebaud, M. Belleville, and C. Bernard, "Setup and Hold Timing Violations Induced by Process Variations, in a Digital Multiplier," Symp. on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual, Montpellier, France, 2008, pp. 316-321.
|
11 |
A. Kang and H. Lee, "Timing Margin Recovery With Flexible Flip-Flop Timing Model," 15th Int. Symp. on Quality Electronic Design, Santa Clara, California USA, Mar. 2014, pp. 496-504.
|
12 |
Jiang Chong, Design of A New Mesochronous Synchronizer fo Network on Chip, Chonnam National University, Master Thesis, Aug. 2015,
|
13 |
J. Chong, and K. Kim, "Analysis of meatability for the Synchronizer of NoC," J. of the Korea Institute of Electronic Communication Science," vol. 9, no. 12, 2014, pp. 1345-1352.
DOI
|