1 |
R. R. Troutman, "VLSI limitation from drain-induced barrier lowering," IEEE Trans. Electron Devices, vol. ED-26, no. 4, 1979, pp. 461-468.
|
2 |
Z. H. Liu, H. Chennming, J. H. Huang, T. Y. Chan, J. MIn-Chie, P. K. Ko and Y. C. Cheng, "Threshold Voltage Model For Deep-Submicrometer MOSFETs," IEEE Trans. Electron Devices. vol. 40, no. 1, 1993, pp. 86-95.
DOI
ScienceOn
|
3 |
H. J. Chung, "5-TFT OLED Pixel Circuit Compensating Threshold Voltage Variation of p-channel Poly-Si TFTs," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 3, 2014, pp. 279-284.
과학기술학회마을
DOI
|
4 |
H. J. Chung, "A Voltage Programming AMOLED Pixel Circuit Compensating Threshold Voltage Variation of n-channel Poly-Si TFTs," J. of The Korea Institute of Electronic Communication Sciences, vol. 8, no. 2, 2013, pp. 207-212.
과학기술학회마을
DOI
ScienceOn
|
5 |
T. Hori, J. Hirase, Y. Odake, and T. Yasui, "Deep-Submicrometer Large - Angle - Tilt Implanted Drain(LATID) Technology," IEEE Trans. Electron. Devices. vol. 39 no. 10, 1992, pp. 2312-2324.
DOI
|
6 |
T. Kuroi, S. Shimizu, A. Furukawa, S. Komori, Y. Kawasaki, S. Kusunoki, Y. Okumura, M. Inuishi, N. Tsubouchi, and K. Horie, "Highly Reliable 0.15 MOSFETs with Surface Eroximity Gettering (SPG) and Nitrided Oxide Spacer Using Nitrogen Implantation," VLSI Symp. Tech. Dig. Kyoto, Japan, June 1995, pp. 19-20.
|
7 |
R. Bellens, P. Habas, G. Groeseneken, H. E. Maes, J. P. Mieville, G. van den bosch, and L. Deferm, "Analysis and optimisation of the hot-carrier degradation performance of 0.35 fully overlapped LDD devices," Reliability Physics Symposium, 1995. 33rd Annual Proceedings, IEEE International, Las Vegas, NV, Apr. 1995, pp. 254-259.
|
8 |
M. C. Jeng, "Design and Modeling of Deep-Submicrometer MOSFETs," Ph.D Dissertation, Univ. of California, Berkeley, 1990.
|
9 |
P. A. Stolk, H.-J. Gossmann, D. J. Eaglesham, D. C. Jacobson, C. S. Rafferty, G. H. Gilmer, M. Jaraiz, J. M. Poate, H. S. Luftman, and T. E. Haynes, "Physical mechanism of Transient enhanced dopant diffusion in ion-implanted silicon," J. of Applied Physics, vol. 81, no. 9, 1997, pp. 6031-6050.
DOI
ScienceOn
|
10 |
C. G. Sodini, P.-K. Ko, and J. L. Moll, "The effect of high field on MOS device and circuit performance" IEEE Trans. Electron Devices, vol. 31, no. 10, 1984, pp. 1386-1393.
DOI
ScienceOn
|
11 |
Y. Tsividis, "Analysis and Design of Analog Integrated Circuits," Solid-State Circuits Magazine, IEEE, vol. 6, no. 1, 2014, pp. 37-38.
DOI
|