1 |
E. Cota, A. M. Amory, and M. S. Lubaszewski, Reliability, Availability and Serviceability of Networks on Chip. New York: Springer, Sept. 2011.
|
2 |
D. M. Chapiro, "Globally Asynchronous Locally Synchronous Systems," Ph.D's Thesis, Standford University, Oct. 1984.
|
3 |
P. Teehan, M. Greenstreet, and G. Lemieux, "A Survey and Taxonomy pf GALS Design Sytles,"Design & Test of Computers, IEEE, vol. 24, issue 5, 2007, pp. 418-428.
DOI
|
4 |
N. E. Weste and D. M. Harris, CMOS VLSI design a circuits and systems perspective. 4th edition, Boston: Addison Wesley, 2011.
|
5 |
R. Ginosar,"Metastability and Synchronizers: A Tutorial,"Design & Test of Computers, IEEE, vol. 28, issue 5, 2011, pp. 23-25.
DOI
|
6 |
S. Beer, R. Ginosar, R. Dobkin, and Y. Weizman, "MTBF Estimation in Coherent Clock Domains," 2013 19th IEEE Int. Sym. on Asynchronous Circuits and Systems, Santa Monica, CA, May 2013, pp. 166-173.
|
7 |
T. Polzer and A. Steiningr, "Digital Late-Transition Metastability Simulation Model,"2013 Euromicro Conf. on Digital System Design (DSD), Santander, Spain, Sept. 2013, pp. 121-128.
|
8 |
A. S. Patharkar, V. E. Khetade, S. S. Limaye, and A. S. Bhopale, "Analysis of Synchronizer, Data Loss and Occurrence of Metastability," Electronic Systems, Signal Processing and Computing Technologies (ICESC), 2014 Int. Conf. on, Nagpur, India, Jan. 2014, pp. 392-397.
|
9 |
D. Li, P. Chuang, and M. Sachdevl, "Comparative analysis and study of metastability on high-performance flip-flops,"11th Int. Symp. on Quality Electronic Design (ISQED), San Jose, CA, Mar. 2010, pp. 853-860.
|
10 |
S. Beer and R. Ginosar, "A new 65nm LP metastability measurment test circuit," Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, Eilat, Israel, Nov. 2012, pp. 1-4.
|
11 |
J.-Y. Song, K.-H. Lee, and S.-M. Park, " CMOS Low Power Broadband LNA design for 3G/4G LTE Environment," J. of the Korea Institute of Electronic Communication Sciences, Sept. 2014, pp. 1027-1034.
과학기술학회마을
DOI
|
12 |
M. A. Rahimian, S. Mohammadi, and M. Fattah, "A high-throughput, metastability-free GALS channel based on pausible clock method," 2nd Asia Symp. on Quality Electronic Design (ASQED), Penang, Malaysia, Aug. 2010, pp. 294-300.
|
13 |
Y.-S. Moon, S.-W. Lim, Y.-P. Lee, and Y.-C. Bae, "Hardware Implementation of Motor Controller Based on Zynq EPP(Extensible Processing Platform)," J. of the Korea Institute of Electronic Communication Sciences, Aug. 2013, pp. 1707-1712.
과학기술학회마을
DOI
ScienceOn
|