1 |
M. Pichler, A. Stelzer, P. Gulden, C. Seisenberger, and M. Vossiek, "Phse-Error Measurement and Compensation in PLL Frequency Synthesizers for FMCW Sensors-I: Context and Application", IEEE Trans. Cir. Sys.-I, Vol. 54, No. 5, pp. 1006-1017, 2007.
DOI
|
2 |
T. Musch, I. Rolfes, and B. Schiek, "A Highly Linear Frequency Ramp Generator Based on a Fractional Divider Phase-Locked-Loop", IEEE Trans. Instru. Meas., Vol. 48, No. 2, pp. 634-637, 1999.
DOI
|
3 |
T. Musch, "A High Precision 24-GHz FMCW Radar Based on a Fractional-N Ramp-PLL", IEEE Trans. Instru. Meas. Vol. 52, No. 2, pp. 324-327, 2003.
DOI
|
4 |
J. R. Smith, Modern Communication Circuits, Boston: McGraw-Hill, 1998.
|
5 |
J. A. Crawford, Advanced Phase-Lock Techniques, Boston : Artech House, 2008.
|
6 |
B. de Muer, and M. Steyaert, CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration, Boston: Kluwer Academic Publishers, 2003.
|
7 |
T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma Modulation in Fractional-N Frequency Synthesis", IEEE J. Sol. St. Cir., Vol. 28, No. 5, pp. 553-559, 1993.
DOI
|
8 |
D. Ribner, "A comparison of Modulator Networks for High-Order Oversampled SD Analog-to-Digital Converters", IEEE Trans. on Circuits and Sys., Vol. 38, pp. 145-159, 1991.
DOI
|
9 |
B. Miller, "A Multiple Modulator Fractional Divider", IEEE Trans. Inst. Meas., Vol. 40, No. 3, pp. 578-583, 1991.
DOI
|
10 |
W. Rhee, B. S. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N Frequency Synthesizer with a 3-b Third-Order Delta-Sigma Modulator", IEEE J. Sol. St. Cir., Vol. 35, No. 10, pp. 1453-1460, 2000.
DOI
|
11 |
G. I. Bourdopoulos, A. Pnevmatikakis, V. Anastassopoulos, and T. L. Deliyannis, Delta-Sigma Modulators, London : Imperial College Press, 2003.
|
12 |
이헌택, "DDS를 이용한 주파수 합성기 설계 및 그 성능 평가에 관한 연구", 한국전자통신학회 논문지, 7권, 2호 pp. 333-339, 2012.
|
13 |
한건희, 장연길, 이영철, 'Dynamic Range를 고려한 K-band Front-End Module 설계", 한국전자통신학회논문지, 7권, 1호, pp. 15-19, 2012.
|