1 |
Stephen H. Lewis; Paul R. Gray. A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter, IEEE J. Solid-State Circuits, vol SC-22, no. 6, pp 351-358, Dec 1987.
|
2 |
McParland, R. J.; Singh, Ranbir. 1.25V, Low Cost, Embedded Flash Memory for Low Density Applications. 2000 symposium on VLSI circuits Digest of Technical paper. June 2000.
|
3 |
Behzad Razavi; Bruce A. wooley. A 12-b 5-MSample/s Two-step CMOS A/D Converter. IEEE J. Solid-State Circuits, vol. 27, no. 12, pp 1667-1678, Dec 1992.
DOI
ScienceOn
|
4 |
김창복. Pipeline 방식을 이용한 고성능 ADC 설계에 관한 연구, 한국OA학회논문지, 제6권 2호, pp 101-107, July 2001.
|
5 |
Behzad Razavi. Principles of Data Conversion System Design, IEEE Press, 1995
|