OPENMP PARALLEL PERFORMANCE OF A CFD CODE ON MULTI-CORE SYSTEMS |
Kim, J.K.
(Dept. of Aerospace Engineering, Graduate School of Pusan Nat'l Univ.)
Jang, K.J. (Dept. of Aerospace Engineering, Graduate School of Pusan Nat'l Univ.) Kim, T.Y. (Dept. of Aerospace Engineering, Graduate School of Pusan Nat'l Univ.) Cho, D.R. (Dept. of Aerospace Engineering, Graduate School of Pusan Nat'l Univ.) Kim, S.D. (Dept. of Aerospace Engineering, Pusan Nat'l Univ.) Choi, J.Y. (Dept. of Aerospace Engineering, Pusan Nat'l Univ.) |
1 | Xeon Coprocessor 5110P, http://www.intel.co.kr /content/www/kr/ko/processors/xeon/xeon-phi-detail.html. |
2 | 2011, OpenMP Application Program Interface, Version 3.1 OpenMP Architecture Review Board, http://www.openmp.org/ mp-documents/OpenMP3.1.pdf. |
3 | 2012, 64 and IA-32 Architecture Software Developer's Manual Vol.1,2,3, Intel Corporation, http://www.i ntel.com. |
4 | 1994, Singh, D.J. and Jachimowski, C.J., "Quasigolbal Reaction Model for Ethylene Combustion," AIAA Journal, Vol.32-1, p213. DOI ScienceOn |
5 | 2009, Shin, J.-R., Moon, S.-H., Won, S.-H. and Choi, J.-Y., "Detached Eddy Simulation of Base Flow in Supersonic Mainstream," Journal of KSAS, Vol.37-10, p.955. 과학기술학회마을 DOI ScienceOn |
6 | 2005, Choi, J.-Y., Yang, V. and Ma, F., "Combustion Oscillations in a Scramjet Engine Combustor with Transverse Fuel Injection," Proc. Combust. Inst. Vol.30, p. 2851. DOI ScienceOn |
7 | 2012, Fortran Compiler Comparisons, Polyhedron Software, http://www.polyhedron.com/compare0html. |
8 | Intel Processor Comparison, http://ark.intel.com/compare/40200,47922,64595. |
9 | 2010, Balakrishnan, G., Begun, R.M. and Kochuparambil, B., Understanding Intel Xeon 5600 Series Memory Performance and Optimization in IBM System x and BladeCenter Platforms, IBM, http://public.dhe.ibm.com/common/ssi/ecm/en/xsw03075usen/XSW03075USEN.PDF. |
10 | 2009, An Introduction to the QuickPath Interconnect, Intel, http://www.intel.com/content/dam/doc/white-paper/quickpath- interconnect-introduction-paper.pdf. |
11 | 2002, Choi, J.-Y. and Oh, S., "An Acceleration Scheme of LU-SGS Code on Latest Microprocessors Considering Increased Hit-ratio of Level 2 Cache," Journal of KSAS, Vol.30-7, p.68. |