Browse > Article
http://dx.doi.org/10.6113/TKPE.2021.26.1.59

Dead-Time Implementation Method for CHB Inverter Cells  

Kim, Kyung-Seo (Dept. of Electrical Eng., Sangmyung University)
Publication Information
The Transactions of the Korean Institute of Power Electronics / v.26, no.1, 2021 , pp. 59-65 More about this Journal
Abstract
This study proposes a dead-time implementation method suitable for cell voltage control of a cascaded H-bridge (CHB) inverter. The PWM module of an existing microcontroller cannot generate a maximum voltage due to the dead-time effect when used as the cell controller of the CHB inverter. In the proposed method, the operation method of the PWM module was changed without using the dead time module included in the existing microcontroller, so that the cell output voltage can be increased to the maximum voltage without voltage discontinuity. During the maximum voltage generation period, the full turn-on state can be maintained without unnecessary switching. The validity of the proposed method is confirmed through an experiment.
Keywords
PCHB (Cascaded H-Bridge); Multi level inverter; Dead-time;
Citations & Related Records
연도 인용수 순위
  • Reference
1 B. Yu, High Power Converters and AC Drives, John Wiley & Sons, 2006.
2 C. D. Townsend, T. J. Summers, and R. E. Betz, "Phase-shifted carrier modulation techniques for cascaded H-bridge multilevel converters," IEEE Transactions on Industrial Electronics, Vol. 62, No. 11, pp. 6684-6696, Nov. 2015.   DOI
3 Texas Instruments, TMS320x2833x Technical Reference Manual, SPRUI07, Mar, 2020.
4 A. Mora, J. Juliet, A. Santander, and P. Lezana, "Dead-time and semiconductor voltage drop compensation for cascaded H-bridge converters," IEEE Transactions on Industrial Electronics, Vol. 63, No. 12, pp. 7833-7842, 2016, Dec.   DOI
5 A. Lewicki, "Dead-time effect compensation based on additional phase current measurements," IEEE Transactions on Industrial Electronics, Vol. 62, No. 7, pp. 4078-4085, Jul. 2015.   DOI
6 J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, pp. 724-738/1637-1645, Aug. 2002.   DOI
7 Y. Cho, T. LaBella, J. Lai, and M. K. Senesky, "A carrier-based neutral voltage modulation strategy for multilevel cascaded inverters under unbalanced DC sources," IEEE Transactions on Industrial Electronics, Vol. 61, No. 2, pp. 625-636, Feb. 2014.   DOI
8 M. Moranchel, F. Huerta, I. Sanz, E. Bueno, and F. J. Rodriguez, "A comparison of modulation techniques for modular multilevel converters," Energies, Vol. 9, No. 12, Sep. 2016.
9 T. W. Chun, H. H. Lee, H. G. Kim, and E. C. Nho, "Implemention of an FPGA-based multi-carrier PWM techniques for multilevel inverter," Journal of Power Electronics, Vol. 15, No. 4, pp. 288-295, Sep. 2010.