Browse > Article

A Study on the Neutral Point Potential Variation under Open-Circuit Fault of Three-Level NPC Inverter  

Park, Jong-Je (LS산전 중앙연구소)
Park, Byoung-Gun (한양대 대학원 전기공학과)
Ha, Dong-Hyun (현대로템(주) 기술연구소)
Hyun, Dong-Seok (한양대 전기제어생체공학부)
Publication Information
The Transactions of the Korean Institute of Power Electronics / v.14, no.4, 2009 , pp. 333-342 More about this Journal
Abstract
Three-level Diode Clamped Multilevel Inverter, generally known as Neutral-Point-Clamped (NPC) Inverter, has an inherent problem causing Neutral Point (NP) potential variation. Until now, in many literatures NP potential problem has been investigated and lots of solutions have also been proposed. However, under fault and fault tolerant control, distinctive feature for NP potential variation problem was rarely published from the standpoint of reliability. In this paper, NP potential is analytically investigated both normal and faulty conditions under carrier based PWM. Subsequently, relation between fault detection time and size of capacitor is analyzed. This information is explored by simulation and experiment results, which contribute to enhance the reliability of inverter system.
Keywords
Neutral Point clamped multilevel inverter; Neutral Point(NP) potential variation; Carrier Based Pulse Width Modulation; Fault tolerant control;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Rodríguez, J. S. Lai, and F. Z. Peng, 'Multilevel inverters: A survey of topologies, controls, and applications', IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724-738, 2002, Aug   DOI   ScienceOn
2 N. S. Choi, J. G. Cho, and G. H. Cho, 'A general circuit topology of multilevel inverter', in Conf. Rec. IEEE Power Electronics Specialists Conf. (PESC), Cambridge, MA, USA, pp. 96-103, 1991
3 J. S. Lai, and F. Z. Peng, 'Multilevel converters-A new breed of power converters', IEEE Trans. Ind. Appl., Vol. 32, No. 3 pp. 509-517, 1996, May/Jun   DOI   ScienceOn
4 Pou, J., Pindado, R., Boroyevich, D. and Rodriguez, P., 'Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter', IEEE Trans. Ind. Electron., Vol. 52, No. 6, pp. 1582-1588, 2005, Dec   DOI   ScienceOn
5 D. W. Kang, Y. H. Lee, B. S. Suh, C. H. Choi, and D. S. Hyun, 'An improved carrier-based SVPWM method by the redistribution of carrier-wave using leg voltage redundancies in generalized cascaded multilevel inverter', Journal of Power Electronics, Vol. 1, No. 1, pp. 36–47, 2001, Apr
6 N. Celanovic and D. Boroyevich, 'A comprehensive study of neural-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters', IEEE Trans. Power Electron., Vol. 15, No. 2, pp. 242-249, 2000, Mar   DOI   ScienceOn
7 J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. M. Sala, R. P. Burgos, and D. Boroyevich, 'Fastprocessing modulation strategy for the neutral-pointclamped converter with total elimination of lowfrequency voltage oscillations in the neutral point', IEEE Trans. Ind. Electron., Vol. 54, No. 4, pp. 2288-2294, 2007, Aug   DOI   ScienceOn
8 A. Nabae, I. Takahashi, and H. Akagi, 'A new neutral-point-clamped PWM inverter,' IEEE Trans. Ind. Appl., Vol. IA-17, No. 5, pp. 518-523, 1981, Sep./Oct   DOI
9 D. Kastha, and B. K. Bose, 'Investigation of fault modes of voltage-fed inverter system for induction motor drive', IEEE Trans. Ind. Appl., Vol. 30, No. 4, pp. 1208-1038, 1994, Jul./Aug