A Study on Performance Characteristics of Multi-level PDP Driver Circuit in Accordance of Signal Timing Variation |
Kim Jung-Soo
(국민대 전자공학과)
Roh Chung-Wook (국민대 전자정보통신공학부) Hong Sung-Soo (국민대 전자정보통신공학부) Sakong Sug-Chin (국민대 전자정보통신공학부) |
1 | T. Shinoda, et.al. 'Development of Technologies for Large-Area Color ac Plasma Displays,' 1993 SID Int. Symposium, Seattle, pp.160-161 |
2 | J. Castellano, 'Market Trends for Display in Consumer Television', 2000 SID Symposium, pp. 407-409 |
3 | Chung-Wook Roh, 'Novel Plasma Display Driver with Low Voltage/Current Stresses', IEEE Transactions on Consumer Electronics, Vol. 49, No.4, pp.1360-1366, November 2003 |
4 | L.F. Webber, 'Plasma Display Device Challenges,'Asia Display '98 Digest, pp.15-271 |
5 | Chung-Wook Roh, Hye-Jeong Kim, Sang-Hoon Lee, and Myung-joong Youn, 'Multi-Level voltage wave-shaping display driver for AC plasma display panel application', IEEE Journal of Solid State Circuits, Vol.38, No.6, June 2003 |
6 | M. Ishii, et al, 'Reduction of Data Pulse Voltage to 20V by Using Address-While-Display Scheme for ACPDPs,' 1999 SID Int. Symposium, pp.162-165 |