| 1 | J. Belanger, A. Yamane, A. Yen, S. Cense, P.-Y. Robert, "Validation of eHS FPGA reconfigurable low-latency electric and power electronic circuit solver," IEEE Industrial Electronics Society Annual Conference, Vienna, Austria, pp. 5418-5423, Nov. 2013. |
| 2 | C. Dufour, S. Cense, T. Ould-Bachir, LA. J. Belanger, "General-purpose reconfigurable low-latency electric circuit and motor drive solver on FPGA," J. IECON 2012-38th Annual Conference on IEEE Industrial Electronics Society, pp. 3073-3081, Oct. 2012. |
| 3 |
M. Harakawa, H. Yamasaki, T. Nagano, S. Abourida, C. Dufour, and J. Belanger. "Real-time simulation of a complete PMSM drive at 10 |
| 4 | P. Terwiesch, T. Keller, E. Scheiben. "Rail vehicle control system integration testing using digital hardware-in-theloop simulation." IEEE Trans. Cont. syst. thch., Vol. 7, No. 3, pp. 352-362, May 1999. DOI |
| 5 | P. Pejovic, D. Maksimovic, "A new algorithm for simulation of power electronic systems using piecewise linear device models," IEEE Trans. on Power Electron., Vol. 10, No. 3, pp. 340-348, May 1995. |
| 6 | "eHardwareSolver : Generating circuit, using predefined model and modifying FPGA model," OPAL-RT, 2012. |
| 7 | "Electric notor controller virtual test bench : FPGA implementation," OPAL-RT, 2012. |
 |
Korea Institute of Science and Technology Information
Gwahangno, Yuseong-gu, Daejeon, 305-806, Korea TEL : +82-42-869-1752
Copyright (c) 2009 KISTI. All Rights Reserved. For more information mail to
webmaster
