1 |
Heung-Gyun Ryu and Hyun-Seok Lee, "Analysis and Minimization of Phase Noise of the Digital Hybrid PLL Frequency Synthesizer," IEEE Trans. Consumer Electronics, Vol. 48, No. 2, pp. 304-312, May 2002
DOI
ScienceOn
|
2 |
A.Rubaai, M.Castro-Sitiriche, A.Ofoli, "Design and Implementation of Parallel Fuzzy PID Controller for High-Performance Brushless Motor Drives: An Integrated Environment for Rapid Control Prototyping," IEEE Transactions on Industry Applications Vol.44 No.4 pp 1090-1098, Apr. 2008
DOI
ScienceOn
|
3 |
K.Woo,Y.Liu,E.Nam, and D.Ham, "Fast-lock hybrid PLL combining fractional-N& integer-N modes of differing bandwidth," IEEE J. Solid State Circuits, Vol. 43, No. 2, pp. 379-389, Feb. 2008
DOI
ScienceOn
|
4 |
A.Zou, and Z.Tan, Adaptive Control of a Class of Nonlinear Pure-Feedback Systems Using Fuzzy Backstepping Approach IEEE Transactions on FuzzySystems Vol.16 No.4 pp.886-897, Apr. 2008
DOI
ScienceOn
|
5 |
Mart Min, Vello Mannama and Toivo Paavle, "Settling Time Minimization in PLL Frequency Synthesizers," Proc. of IEEE International Conference on Circuits and System for Communications, pp.366-369, 2002
|
6 |
Frank Herzel et al., "An Integrated CMOS PLL for Low-Jitter Applications," IEEE Trans. Circuits and Systems, Vol. 49, No. 6, pp. 427-429, Jun. 2002
DOI
|