Browse > Article
http://dx.doi.org/10.5207/JIEIE.2005.19.1.175

Improvement of the Response Characteristics Using the Fuzzy-PLL Controller  

Cho, Jeong-Hwan (김포대학 정보통신계열)
Seo, Choon-Weon (김포대학 정보통신계열)
Publication Information
Journal of the Korean Institute of Illuminating and Electrical Installation Engineers / v.19, no.1, 2005 , pp. 175-181 More about this Journal
Abstract
This paper proposes the fuzzy-PLL control system for fast response time and precision control of automation systems. The conventional PLL has not only a jitter noise caused from such a demerit of the wide dead zone, but also a long delay interval that makes a high speed operation unable. In order to solve the problems, the proposed system, which provides the improvement in terms of the control region in high speed and precision control, first used the fuzzy control method for fast response time and when the error reaches the preset value, used the PLL method designing new PFD for precision control. The new designed multi-PFD improves the dead zone, jitter noise and response characteristics, which is consists of P-PFD(Positive edge triggered PFD) and N-PFD(Negative edge triggered PFD) and can improve response characteristics to increase PFD gain.
Keywords
fuzzy; PLL; PFD; response characteristics;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. Vaucher, 'An adaptive PLL tuning system architecture combining high spectral purity and fast settling time,' IEEE J. Solid-State Circuits, Vol. 35, No. 4, pp. 490-502, Apr. 2000   DOI   ScienceOn
2 C. S. Tseng et al., 'Fuzzy tracking control design for nonlinear dynamic system via T-S fuzzy model,' IEEE Trans. Fuzzy Syst., Vol.9, No.3, pp.381-392, June 2001   DOI   ScienceOn
3 A.Rubaai, et al, 'Experimental verification of a hybrid fuzzy control strategy for a high-performance brushless DC drive system', IEEE Trans. Ind. Appl., Vol.37, no.2, pp.503-512, Mar 2000   DOI   ScienceOn
4 Yasuaki Sumi et al., 'Dead-zoneless PLL fequency synthesizer by hybrid phase detectors,' IEEE J. Solid-State Circuits, Vol. 4, pp. 410-414, July 1999
5 Takeo Yasuda, Hiroaki Fujita and Hidetoshi Onodera, 'A dynamically phase adjusting PLL for improvement of lock-up performance,' IEICE Trans. Fundamentals Vol. E-84A, No. 11, pp. 2793-2801, Nov. 2001
6 Frank Herzel et al., 'An integrated CMOS PLL for low-jitter applications,' IEEE Trans. Circuits and Systems, Vol. 49, No. 6, pp. 427-429, Jun. 2002   DOI   ScienceOn