1 |
C. Vaucher, 'An adaptive PLL tuning system architecture combining high spectral purity and fast settling time,' IEEE J. Solid-State Circuits, Vol. 35, No. 4, pp. 490-502, Apr. 2000
DOI
ScienceOn
|
2 |
C. S. Tseng et al., 'Fuzzy tracking control design for nonlinear dynamic system via T-S fuzzy model,' IEEE Trans. Fuzzy Syst., Vol.9, No.3, pp.381-392, June 2001
DOI
ScienceOn
|
3 |
A.Rubaai, et al, 'Experimental verification of a hybrid fuzzy control strategy for a high-performance brushless DC drive system', IEEE Trans. Ind. Appl., Vol.37, no.2, pp.503-512, Mar 2000
DOI
ScienceOn
|
4 |
Yasuaki Sumi et al., 'Dead-zoneless PLL fequency synthesizer by hybrid phase detectors,' IEEE J. Solid-State Circuits, Vol. 4, pp. 410-414, July 1999
|
5 |
Takeo Yasuda, Hiroaki Fujita and Hidetoshi Onodera, 'A dynamically phase adjusting PLL for improvement of lock-up performance,' IEICE Trans. Fundamentals Vol. E-84A, No. 11, pp. 2793-2801, Nov. 2001
|
6 |
Frank Herzel et al., 'An integrated CMOS PLL for low-jitter applications,' IEEE Trans. Circuits and Systems, Vol. 49, No. 6, pp. 427-429, Jun. 2002
DOI
ScienceOn
|