Browse > Article

The Study on Reduction of Scanning Path Build Time According to Control of STL file Slicing Height - Application of Small Jewellery  

Kim Tae Ho (동아대학교 기계공학과)
Kim Min Ju (동아대학교 기계공학과)
Lee Seung Soo (동아대학교 기계공학과)
Jeon Eon Chan (동아대학교 기계공학과)
Publication Information
Journal of the Korean Society for Precision Engineering / v.22, no.12, 2005 , pp. 205-210 More about this Journal
Abstract
This paper addresses the correlation between the change of file size and the scanning path build time by the slicing height of STL file. Though the study about STL file has been achieved quite actively scanning path build time using STL file is not investigated so much to be satisfied. The file size depends on the number of polygon created by the slicing height specified. And this number of polygons increases in a regular rate. The correlation between the number of polygons and the scanning path build time is examined and verified.
Keywords
Rapid prototype; Scanning Path; Small Jewellery model; STL File;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 Shin, M. C., Son, H. G., Yang, D. Y., 'Experimental Study of Direct Metal Prototyping Processing,' KSPE, pp. 169-175, 1995
2 Ahn, D. K., Kim, J. U., Lee, S. H., Back, I. H., 'A study on laser scan path generation for manufacturing 3-dimensional body using Stereolithography,' KSPE Proceeding, pp. 687-692, 1994   과학기술학회마을
3 Held, M., Lukacs, G., Andor, L., 'Pocket machining based on contour-parallel tool paths generated by means of proximity maps,' Computer Aided Design, Vol. 26, No.3, pp. 189-203, 1996   DOI
4 Choi, H.T., Lee, S.H., 'A study on laser scan path generation for improving the precision of stereolithographic parts,' KSPE, Vol. 13, No.12, pp.142-150 1996   과학기술학회마을
5 Lee, G. H., 'Generation of Laser Scanning Path for the Stereo lithography using Voronoi diagram,' Dept of Mechanical and Production Engineering, Graduate School, P. N. U., pp. 3-8, 1998
6 Park, J. B., Son, Y. J., Kim, S. K., Jeon, E. C., Kim, J. W., 'A Study on DB Construction for Error Modification of STL Format and Efficiency by Shape Restoration,' KSPE, Vol. 16, No.9, pp.143-148, 1999
7 Choi, H. T., Lee, S. H., 'A study on Error Verification of STL Format for Rapid Prototyping System,' KSPE, Vol. 13, No. 10, pp.46-55, 1996   과학기술학회마을
8 Chae, H.C., 'Creation of Topological Information from STL Using Triangle Based Geometric Modeling,' KSPE, Vol. 14, No.2, pp. 136-144, 1997   과학기술학회마을