1 |
P. J. Peng, P. N. Chen, C. Kao, Y. L. Chen, and J. Lee, "A 94 GHz 3D image radar engine with 4TX/4RX beamforming scan technique in 65 nm CMOS technology," IEEE Journal of Solid-State Circuits, vol. 50, no. 3, pp. 656-668, Mar. 2015.
DOI
|
2 |
김동욱, 서현우, 김준성, 김병성, "65-nm CMOS 공정을 이용한 V-band 차동 저잡음 증폭기 설계," 한국전자파학회논문지, 28(10), 832-835, 2017년 10월.
DOI
|
3 |
J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE Journal of Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
DOI
|
4 |
T. Yao, M. Gordon, K. Yau, M. T. Yang, and S. P. Voinigescu, "60-GHz PA and LNA in 90-nm RF-CMOS," in IEEE Radio Frequency Integrated Circuits(RFIC) Symposium, San Francisco, CA, Jun. 2006, p. 4.
|
5 |
S. Aloui, E. Kerherve, R. Plana, and D. Belot, "RF-pad, transmission lines and balun optimization for 60 GHz 65 nm CMOS power amplifier," in 2010 IEEE Radio Frequency Integrated Circuits Symposium, Anaheim, CA, May 2010, pp. 211-214.
|
6 |
C. J. Lee, H. J. Lee, J. G. Lee, T. H. Jang, and C. S. Park, "A W-band CMOS low power wideband low noise amplifier with 22 dB gain and 3 dB bandwidth of 20 GHz," in 2015 Asia-Pacific Microwave Conference(APMC), Nanjing, 2015, pp. 1-3.
|
7 |
M. Khanpour, K. W. Tang, P. Garcia, and S. P. Voinigescu, "A wideband W-band receiver front-end in 65-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, no. 8, pp. 1717-1730, Aug. 2008.
DOI
|