Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2017.28.11.924

Design of a 6~18 GHz 8-Bit True Time Delay Using 0.18-㎛ CMOS  

Lee, Sanghoon (Department of Electronic and Computer Engineering, Sungkyunkwan University)
Na, Yunsik (Department of Electronic and Computer Engineering, Sungkyunkwan University)
Lee, Sungho (Korea Electronics Technology Institute)
Lee, Sung Chul (Korea Electronics Technology Institute)
Seo, Munkyo (Department of Electronic and Computer Engineering, Sungkyunkwan University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.28, no.11, 2017 , pp. 924-927 More about this Journal
Abstract
This paper presents a 6~18 GHz 8-bit true time delay (TTD) circuit. The unit delay circuit is based on m-derived filter with relatively constant group delay. The designed 8-bit TTD is implemented with two single-pole double-throw (SPDT) switches and seven double- pole double-throw (DPDT) switches. The reflection characteristics are improved by using inductors. The designed 8-bit TTD was fabricated using $0.18{\mu}m$ CMOS. The measured delay control range was 250 ps with 1 ps of delay resolution. The measured RMS group delay error was less than 11 ps at 6~18 GHz. The measured input/output return losses are better than 10 dB. The chip consumes zero power at 1.8 V supply. The chip size is $2.36{\times}1.04mm^2$.
Keywords
CMOS; True Time Delay; Single-Pole Double-Throw; Double-Pole Double-Throw; m-Derived Filter;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 M. Hebb, C. W. Horton, and F. B. Joneset, "On the design of networks for constant time delay", Journal of Applied Physics, vol. 20, no. 6, pp. 616-620, Jun. 1949.   DOI
2 S. Sim, L. Jeon, and J.-G. Kim, "A compact X-band bi-directional phased-array T/R chipset in $0.13{\mu}m$ CMOS technology", IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 1, pp. 562-569, Jan. 2013.   DOI
3 T.-S. Chu, J. Roderick, and H. Hashemi, "An integrated ultra- wideband timed array receiver in $0.13{\mu}m$ CMOS using a path-sharing true time delay architecture", IEEE Journal of Solid-State Circuits, vol. 42, no. 12, pp. 2834-2850, Dec. 2007.   DOI
4 F. Hu, K. Mouthaan, "A 1-20 GHz 400 ps true-time delay with small delay error in $0.13{\mu}m$ CMOS for broadband phased array antennas", in Microwave Symposium (IMS), 2015 IEEE MTT-S International, Phoenix, USA, pp. 1-3, Jul. 2015.
5 M. Kim, J. B. Hacker, R. E. Mihailovich, and J. F. De Natale, "A DC-to-40 GHz four-bit RF MEMS true-time delay network", IEEE Microwave and Wireless Components Letters, vol. 11, no. 2, pp. 56-58, Feb. 2001.   DOI
6 J. Y. Choi, M.-K. Cho, D. Baek, and J. Kim, "A 5-20 GHz 5-bit true time delay circuit in $0.18{\mu}m$ CMOS technology", Journal of Semiconductor Technology and Science, vol. 13, no. 3, pp. 193-197, Jun. 2013.   DOI