Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2013.24.11.1074

Design and Fabrication of Wideband Low Phase Noise Frequency Synthesizer Using YTO  

Chae, Myeong-Ho (Department of Radio Science & Engineering, Chungnam National University)
Lee, Hyeang-Soo (LIGNEX1 ISR)
Hong, Sung-Yong (Department of Radio Science & Engineering, Chungnam National University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.24, no.11, 2013 , pp. 1074-1080 More about this Journal
Abstract
The low phase noise and wideband frequency synthesizer has been designed by using YTO. Offset PLL structure is used for reducing a division ratio of feedback loop. The phase noise modeling is applied to optimize loop filter of PLL and YTO module. And DDS is used as reference signal of frequency synthesizer for fine resolution. The fabricated wideband frequency synthesizer has the output frequency of 3.2 GHz to 6.8 GHz, phase noise of -107 dBc/Hz at 10 kHz offset from the carrier and frequency resolution of 1 Hz. The measured phase noise is well agreed with the simulated one.
Keywords
Frequency Synthesizer; YTO; Offset PLL; DDS; Sampling Mixer;
Citations & Related Records
Times Cited By KSCI : 5  (Citation Analysis)
연도 인용수 순위
1 채명호, 홍성용 "광대역 주파수 합성기용 YTO 모듈 설계 및 제작", 한국전자파학회논문지, 23 (11), pp. 1280-1287, 2012년 11월.   과학기술학회마을   DOI   ScienceOn
2 김동식, 이행수, 김종필, 김선주, "DAC를 적용한 DDS driven offset PLL 모델링 및 설계", 한국인터넷방송통신학회논문지, 12(5), 2012년 10월.
3 임주현, 송성찬, "DAC를 이용한 Offset-PLL 설계 및 제작", 한국전자파학회논문지, 22(2), pp. 258- 264, 2011년 2월.   과학기술학회마을   DOI   ScienceOn
4 권건섭, 이성재, "DDS Driven PLL 구조 주파수 합성기의 위상 잡음 분석", 한국전자파학회논문지, 19(11), pp. 1272-1280, 2008년 11월.   과학기술학회마을   DOI   ScienceOn
5 김영완, 박동철, "위성통신 시스템용 위상 고정 루프 주파수 합성기의 위상 잡음 예측 모델", 한국전자파학회논문지, 14(8), pp. 777-786, 2003년 8월.   과학기술학회마을