Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2013.24.10.971

Design of W Band Frequency Synthesizer Using Frequency Tripler  

Cho, Hyung-Jun (College of Information and Communication Engineering, Sungkyunkwan University)
Cui, Chenglin (College of Information and Communication Engineering, Sungkyunkwan University)
Kim, Seong-Kyun (College of Information and Communication Engineering, Sungkyunkwan University)
Kim, Byung-Sung (College of Information and Communication Engineering, Sungkyunkwan University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.24, no.10, 2013 , pp. 971-978 More about this Journal
Abstract
This work presents a W band frequency synthesizer which is composed of 26 GHz VCO, Phase Locked Loop and frequency tripler using 65 nm RF CMOS process. Frequency tuning range of 26 GHz VCO covers the band from 22.8~26.8 GHz and final output frequency of the tripler is from 74 to 75.6 GHz. The fabricated frequency synthesizer consumes 75.6 mW and its phase noise is -75 dBc/Hz at 1 MHz offset, -101 dBc/Hz 10 MHz offset respectively.
Keywords
W Band; Frequency Synthesizer; CMOS; Frequency Tripler; Integer N PLL;
Citations & Related Records
연도 인용수 순위
  • Reference
1 홍주연, 강동민, 윤형섭, 심재엽, 이경호, "전방감 지용 밀리미터파 레이더 기술 동향", 전자통신동향분석, 22(5), pp. 33-36, 2007년 10월.
2 P. -K. Tsai, C. -Y. Liu, and T. -H. Huang, "A CMOS voltage controlled oscillator and frequency tripler for 22-27 GHz local oscillator generation", IEEE Microw. Wireless Compon. Lett., vol. 21, no. 9, pp. 492-494, Sep. 2011.   DOI   ScienceOn
3 E. Hegazi, H. Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise", IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921- 1930, Dec. 2001.   DOI   ScienceOn
4 C. Cao, K. K. O, "A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk CMOS", IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 721-723, Nov. 2005.   DOI   ScienceOn
5 W. L. Chan, J. R. Long, M. Spirito, and J. J. Pekarik, "A 60 GHz-band 1 V 11.5 dBm power amplifier with 11 % PAE in 65 nm CMOS", in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, pp. 380-381, 381a, Feb. 2009.
6 J. -S. Lee, M. -S. Keel, S. -I. Lim, and S. Kim, "Charge pump with perfect current matching characteristics in phase-locked loops", Electronics Letters, vol. 36, no. 2, pp. 1907-1908, Nov. 2000.   DOI   ScienceOn
7 Q. Huang, R. Rogenmoser, "Speed optimization of edge-triggered CMOS circuits for gigahertz singlephase clocks", IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 456-465, Mar. 1996.   DOI   ScienceOn
8 T. H. Lee, A. Hajimiri, "Oscillator phase noise: A tutorial", IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 326-336, Mar. 2000.   DOI   ScienceOn
9 L. J. Paciorek, "Injection locking of oscillators", Proc. IEEE, vol. 53, no. 11, pp. 1723-1727, Nov. 1965.   DOI   ScienceOn