1 |
J. Lee, "A 75-GHz PLL in 90-nm CMOS technology", Digest of Technical Papers in IEEE International Solid-State Circuits Conference, pp. 432-613, Feb. 2007.
DOI
|
2 |
C. Changhua, D. Yanping, and K. K. O, "A 50-GHz phase-locked loop in CMOS", IEEE Journal of Solid-State Circuits, vol. 42, pp. 1649-1656, Aug. 2007.
DOI
|
3 |
C. Chung-Chun, W. Chi-Hsueh, H. Bo-Jr, T. Hen-Wai, and W. Huei, "A 24-GHz divide-by-4 injection-locked frequency divider in CMOS technology", ASSCC. IEEE, pp. 304-343, 2007.
DOI
|
4 |
S. L. Jang, Y. H. Chuang, S. H. Lee, and J. J. Chao, "Circuit techniques for CMOS divide-by-four frequency divider", Microwave and Wireless Components Letters, IEEE, vol. 17, pp. 217-219, Mar. 2007.
DOI
|
5 |
M. Motoyoshi, M. Fujishima, "43 6 GHz CMOS divide-by-3 frequency divider based on threephase harmonic injection locking", ASSCC. IEEE, pp. 183-186, 2006.
DOI
|
6 |
Joonhee Lee, Seonghwan Cho, "A multimodulus injection-locked frequency divider with division ratio of 2, 3, 4, 5 and 6 in CMOS", ASSCC. IEEE, pp. 332-335, 2007.
DOI
|
7 |
Sanghoon Sim, Dong-Wook Kim, and Songcheol Hong, "A CMOS direct injection-locked frequency divider with high division ratios", Microwave and Wireless Components Letters, IEEE, vol. 19, pp. 314-316, May 2009.
DOI
|