Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2007.18.4.423

Design and Fabrication of Clock Recovery Module for Gap Filter of Satellite DMB  

Hong, Soon-Young (Dept. of Electrowave Engineering, Chungnam National University)
Shin, Yeoung-Seop (Dept. of Electrowave Engineering, Chungnam National University)
Hong, Sung-Yong (Dept. of Electrowave Engineering, Chungnam National University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.18, no.4, 2007 , pp. 423-429 More about this Journal
Abstract
The clock recovery module of gap filler for satellite DMB is proposed. Proposed module sustains the output frequency of 10 MHz whether the received signal from the satellite is unstable or cut off within 0.5 sec. The advantages of this module is without frequency tuning at regular interval and low material cost. This module is fabricated by using CPLD as clock recovery IC and new type of loop filter for satisfying the fast lock time and long hold over time simultaneously. The measured performance of the fabricated module has a holdover time of 11 sec at frequency stability less than 0.01 ppm, and phase noise of -113 dBc/Hz at 100 Hz offset.
Keywords
S-DMB; Gap Filler; Clock Recovery Module; Hold Over; PLL; Gap Filler;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. H. Wolaver, Phase Locked Loop Circuit Design, Prentice-Hall, 1991
2 William O. Keese, 'An analysis and performance evaluation of a passive filter design technique for charge pump phase loack loop', National Semiconductor Application Note, May 1996