Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2007.18.1.090

Design of Quasi Chaotic Signal Generation Circuit for UWB Chaotic-OOK Communications  

Jeong, Moo-Il (Department of Radio Science & Engineering, Hanbat University)
Lee, Chang-Suk (Department of Radio Science & Engineering, Hanbat University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.18, no.1, 2007 , pp. 90-95 More about this Journal
Abstract
Chaotic OOK(On-Off Keying) modulation method can be used in LDR(Low Data Rate) UWB systems. The chaotic generator in one of the most important circuit in this system. The traditional chaotic generator circuits using analog feed back technique have low yield characteristic due to the process variation. A novel quasi-chaotic signal generator using digital PN-sequence in proposed in this paper and verified in 0.18um CMOS teleology.
Keywords
LDR; UWB; OOK; Chaotic; PN-Sequence; VCO; CML; TSPC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Batra et al., 'Multi-band OFDM physical layer proposal', IEEE 802.15. Task Grorp 3a, Jul. 2003
2 Sangho Shin, Kwyro Lee, and Sung-Mo Kang, '3.48 mW 2.4 GHz range frequency synthesizer architecture with two-point channel control for fast settling performance', in Proc. IEEE International SOC Conference, pp. 1-6, Sep. 2005
3 Rana Ram Singh, 'A high speed high divide-byvalue dual-modulus CMOS prescaler', IEEE Trans. Circuits and System II, pp. 1-4, 2005
4 Eng-Ting Hsu, Chung-Yu Chiang, and Ting-Yueh Chih, 'Design of low power with low phase noise of VCO by CMOS process', in Proc. APMC. 2005, vol. 2, p. 4, Dec. 2005
5 T. Stojanovski, L. Kocarev, 'Chaos-based random number generators-Part I: Analysis', IEEE Trans. Circuits and System I, vol. 48, pp. 281-288, Mar. 2001   DOI   ScienceOn
6 H. J. Song, K. D. Kwack, 'CMOS circuit design and implementation of the discrete time chaotic chip', Proc. IEEE Int Symp. Circuit and System, vol. 3, pp. 73-76, May. 2002