Browse > Article

Design and Fabrication of a Ku-Band Planar Limiter with PIN Diodes  

Kim Tak-Young (SK Telecom Central Region Network Division)
Yang Seong-Sik (Department of Radio and Science Engineering, Chungnam National University)
Yeom Kyung-Whan (Department of Radio and Science Engineering, Chungnam National University)
Kong Deok-Kyu (Agency for Defense Development)
Kim So-Su (Agency for Defense Development)
Publication Information
Abstract
In this paper, the analytic design technique for a planar PIN diode limiter is presented rather than the conventional design heavily relying on the experiments. The novel analysis fur the PIN diode limiter shows the leakage is composed of two kinds of leakages and the relationship between the leakages and the PIN diode parameters. The designed limiter consists of 3 stages; the front two stages with two PM diodes and the final stage with Schottky diode pair. The fabricated limiter shows the insertion loss of 0.8 dB for the small input power, spike leakage of 12 Bm, flat leakage of 12 dBm for the 20 W RF power.
Keywords
PIN Diode; Limiter; Spike Leakage; Flat Leakage;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A Wideband General Purpose PIN Diode Attenuator, Alpha Industries Inc. Application Note APN-1003, 1999
2 D. Leenov et al., 'PIN diodes for protective limiter applications', in 1961 Int. Solid-State Circuits Conference, pp. 84-85, 1961
3 A. L. Ward et al., 'Spike leakage of thin Si PIN limiters', IEEE Trans. Microwave Theory and Tech., pp. 1879-1885, Oct. 1994
4 GaAs Flip Chip Schottky Diodes, M/A-Com Inc., 2005, Available: http://www.macom.com
5 N. J. Brown, 'Design concepts for high power PIN diode limiting', IEEE Trans. Microwave Theory Tech., pp. 732-742, Dec. 1967
6 R. Cory, 'PIN-limiter diodes effectively protect receivers', EDN, pp. 59-64, Dec. 2004
7 N. Drozdovski, T. Takano, 'Computer modeling of bistability effect in PIN diode limiter characteristic', IEEE Microwave and Guided Wave Lett., pp. 148-150, Apr. 2000
8 J. F. White, Microwave Semiconductor Engineering, Van Nostrand Reinhold Company, pp. 39-141, 1982
9 J. M. Carroll, 'Performance comparison of single and dual stage MMIC limiters', in IEEE MTT-S Digest, pp. 1341-1344, May 2001
10 R. H. Caverly, M. Quinn, 'A SPICE model for simulating the impedance-frequency characteristics of high frequency PIN switching diodes', in IEEE MTT-S Digest, pp. 282-285, May 1999
11 Limiter Diodes, Microsemi-Lowell, MA., 1998. Available: http://www.microsemi.com
12 J. Walston, 'Spice circuit yields recipe for PIN Diode', Microwaves & RF, pp. 78-89, Nov. 1992
13 P. Sahjani, J. F. White, 'PIN diode operation and design trade-offs', Applied Microwave, Spring, 1991
14 R. J. Tan et al., 'PIN diode limiter spike leakage, recovery time, and damage', IEEE MTT-S Digest, pp. 257-278, May 1988
15 PIN Diode Model Parameter Extraction from Manufacturers' Data Sheets, Ansoft Corp. Application note, 1997
16 L. M. Devlin et al., 'A monolithic, dual channel, 0.5 to 20 GHz limiter', in IEEE MTT-S Digest, 1989
17 D. G. Smith et al., 'Designing high-power limiter circuit with GaAs PIN diodes', IEEE MTT-S Digest, pp. 329-332, 1999