Hybrid Type Structure Design and DLT-Replacement Circuit of the High-Speed Frequency Synthesizer
![]() |
Lee Hun-Hee
(Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University)
Heo Keun-Jae (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University) Jung Rag-Gyu (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University) Ryu Heung-Gyoon (Dept. of Electronic Engineering and Research Institute of Computer, Information & Communication, Chungbuk National University) |
1 | H. G. Ryu, Y. Y. Kim, H. M. Yu, and S. B. Ryu, 'Design of DDFS-driven PLL frequency synthesizer with reduced complexity', IEEE Transactions on Consumer Electronics, vol. 47, no. 1, Feb. 2001 |
2 | David M. Materna, 'A lightweight fast hopping synthesizer for EHF satellite applications', Military Communications Conference, MILCOM 95, Conference Record, IEEE, vol. 2, pp. 752-759, 1995 |
3 | M. A. EI-Ela, 'High speed PLL frequency synthe-sizer with synchronous frequency sweep', NRSC '99. Proceedings of the Sixteenth National, pp. 23-25, Feb. 1999 |
4 | Y. Fouzar, M. Sawan, and Y. Savaria, 'A new fully integrated CMOS phase-locked loop with low jitter and fast lock time', ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Circuits and Systems, vol. 2, pp. 253-256, May 2000 |
![]() |